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Abstract
Modern society uses electrical energy for a wide range of needs and requirements. Electrical energy
is considered high value as it requires a prior conversion step from kinetic/thermal or solar energy.
However, electrical power is always defined by certain properties which typically need to be adjusted
in multiple stages to satisfy the specifications of electrical loads such as motors, lighting and consumer
electronics. For DC (direct current) power systems, switching DC-DC power converters are the state-
of-the-art solution to achieve a low-loss modification of the voltage magnitude.
The Dual Active Bridge (DAB) converter is an attractive DC-DC conversion topology that can widely
satisfy the future needs of DC power management and the integration of electro-chemical storage. It
offers an unmatched capability to transfer energy in either direction between two DC sources while its
inherent Zero Voltage Switching capability offers potential for high conversion efficiency and high power
density.
The current and future research activities on DAB converters mainly focus on maximising the power
density through a volume reduction of the embedded passive power devices. This trend is encouraged
by the market introduction of wide bandgap fast-switching semiconductor devices using Silicon Carbide
(SiC) and Gallium-Nitride (GaN) to replace conventional Silicon material in many applications. The
reduced parasitic capacitance and transition time of these devices allow to significantly increase the
converter operating frequencies, which is the only way to increase the power density unless the mate-
rial specifications of passive power devices drastically evolve. However, a higher operating frequency
inevitably leads to a stronger influence of practical second-order effects, which for a DAB, particularly
address the non-ideality of the switch devices, the parasitic coupling impedances in the high-frequency
transformer, the peripheral connecting traces of the AC link network and the DC bus filter. Hence, all
these effects have to be accommodated by a universal design framework which is yet to be found in
literature.
A DAB is conventionally designed using time domain analysis of the modulation sequence and device
waveforms to evaluate its key performance design criteria such as active power transfer, Zero Voltage
Switching (ZVS) and AC link circulating power. This analysis technique typically presumes an idealized
single parameter AC link inductance to substitute for the more complex circuit model of a practical
high-frequency transformer. This becomes particularly relevant as the operating frequencies increase,
causing both active and passive power devices to become less ideal. More than that, advanced multi-level
xiii
xiv
DAB Phase Shifted Square Wave (PSSW) modulation strategies lead to a wide solution space of control
parameters that can be used to enhance the performance of a DAB by shaping the AC link current
in certain ways. Within the time domain, such volatile modulation strategies require a complicated
structure model analysis.
This thesis now shows how to apply frequency domain harmonic analysis techniques to a DAB
DC-DC converter. The approach readily accommodates the influence of complex impedance structures,
practical switching effects and advanced multi-level modulation concepts, and leads to generic numerical
and analytical solution expressions that significantly enhance the converter design process. The work
thus establishes a new analysis strategy in the advancing field of DAB research.
The thesis begins with the harmonic decomposition of the bridge output voltages and the expression
of the DAB coupling network as a generic two-port impedance model. These steps establish the frequency
domain analysis (FDA) framework.
Next, the FDA approach is applied to derive explicit solution terms for the ZVS regions of single
and three-phase DAB converters, which are crucial to minimise the power loss of the semiconductor
devices during the switching transition. These expressions are used to separately investigate the impact
of single impedance parameters, non-ideal switching transitions and PSSW modulation concepts on the
ZVS limiting conditions, which determine the preferable operating regions to achieve minimum switching
loss operation and best possible controllability of the DAB. From this work, it is shown how a single
element high-frequency transformer with a reduced coupling factor is sufficient to ensure continuous
and reliable ZVS operation without adding software or auxiliary hardware complexity. More than that,
the strategy quantifies the impedance design parameters of the coupling network in correlation with the
selected PSSW modulation concept. In this context, the benefit of adaptive 3-level DAB modulation is
presented to support continuous ZVS operation and thus allow for high-efficient operation of a single
phase DAB across its entire operating range.
Finally, the established modeling framework is extended to identify the DC bus harmonics injected
by the PSSW modulation process, for any particular DAB design and operating context. It is also shown
how adaptive modulation can be used to mitigate certain harmonic frequencies that can otherwise cause
severe harmonic interferences, DC bus oscillations, and thus impact on the DC side filter design process.
To complete the work, experimental results are presented to verify the analytical development, using
a laboratory DAB converter that can operate across a wide range of DC voltages at power levels up to 1
kW. Simultaneously, as part of an industry project with BOSCH, a customised 1.2 kW DAB prototype
was built using the presented design guidelines, which achieved a conversion efficiency between 96.5%
and 98.5% across the operating range.
1 Introduction
1.1 Background
The majority of global power distribution uses AC (alternating current) to transfer energy between
the generation and the load. This technology approach is well-known to facilitate circuit interruption
and voltage conversion using high-power 50/60 Hz transformers. However recently, more and more
electrical energy is consumed or generated as DC (direct current) power, such as LED lighting, consumer
electronics and a majority of renewable power sources. Large-scale (e.g. offshore high-voltage DC
grids) and small-scale (e.g. local generation, buildings or electric vehicles) DC power transmission is
encouraged to minimise the number of conversion stages and thus increase the investment benefit and
the transmission efficiency. As a result, the proportion of DC-based power transmission and distribution
is expected to increase in the future, which reduces the overall energy loss created due to the conversion
of electrical power.
Electro-chemical battery storage technology offers a way to maximise the integration of renewable
power sources, with local on-site generation and storage systems implemented to minimise the grid
loading and the average transmission distance. Indeed, this support is necessary to maintain the power
and voltage quality of the co-existent AC grid. Unfortunately, the DC output voltage of each energy
storage galvanic cell is only a few volts, and the number of cells that can be connected in series inside
a battery pack is typically limited by performance and safety considerations. This creates a need for
highly-efficient step-up bi-directional DC-DC converters, to transfer power between these batteries and
a higher voltage magnitude access point.
DC-DC switch power converters are traditionally classified into two groups: isolated and non-isolated
topologies. Generally they are based around a phase leg which combines a low-side and a high-side
switch device to create an alternating output voltage pattern across an inductive storage element. A
combination of two or three phase legs establishes a single phase or three-phase bridge. If a galvanic
isolation or a large step-up ratio between the two DC ports is required, a transformer can be integrated
between two such converter bridges. These isolated converter topologies are typically operated using
Phase Shifted Square Wave (PSSW) Modulation rather than Pulse Width Modulation (PWM) control.
Each phase leg (and hence each switch device) is typically switched with 50% duty cycle square waves,
while the switching transition of each phase leg can be delayed with respect to one another to control
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(a) Single Phase
(b) Three-Phase
Figure 1.1: Dual Active Bridge (DAB) converter topology
the power transfer and/or to enhance the performance. Such converter structures are called single
phase/three-phase “Dual Active Bridge” converters if the two opposed H-/three-phase bridges use bi-
directional active switch devices, as is shown in Fig. 1.1.
The Dual Active Bridge converter has an unmatched capability to transfer energy in either direction
between two DC sources without increasing the control or hardware complexity. More than that, the
intermediate AC link with its inherent Zero Voltage Switching capability offers potentials for high power
density [1] and high conversion efficiency [2].
1.2 Aims of the Research
The common strategy of applying time domain analysis to a DAB limits the design context to an
idealised series impedance connected between the two bridges. This becomes increasingly restrictive as
the operating frequencies increase and both active and passive power components become less ideal.
Furthermore, apart from the inevitable approximation errors caused by this approach, the reduction
of the modeling complexity suppresses potential design or modulation opportunities of benefit. In
addition, the use of a more advanced PSSW modulation pattern further complicates the time domain
analysis approach, making it unable to establish a universal design and analysis platform that can
comprehensively evaluate key DAB performance criteria such as the active power transfer, Zero Voltage
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Switching (ZVS) and AC link circulating power. And finally, apart from these limitations with the AC
link analysis, the time domain analysis approach almost invariably cannot widely quantify the DC bus
current, which is however necessary for effective DC side filter design.
Hence, this thesis now aims to establish a powerful mechanism for AC link and DC bus analysis of
DAB converters that readily accounts for any AC link impedance variation, more advanced modulation
strategies and the most dominant second order effects. In particular, the approach can accurately and
broadly determine the ZVS boundaries and power transfer relationship of a DAB under all operating
and impedance conditions, while also incorporating the use of adaptive DAB modulation concepts
and accommodating the practical switching effects of phase leg dead-time delay and parasitic device
capacitance. The analysis approach thus allows to best utilise the design and control freedoms offered
by a DAB for any particular application context.
1.3 Structure of Thesis
The thesis is presented in ten chapters. In the first two chapters the broader research context is
outlined and prior literature on DAB converters is reviewed. Chapters 3-8 contain the major original
contributions of this work and guide the reader through the frequency domain analysis strategy which
is used to derive general DAB design guidelines. Chapter 9 provides a brief summary of the simulation
and experimental systems, while Chapter 10 concludes the thesis.
Chapter 1 (this Chapter) provides the broad research context, which is followed by the original
contribution identified in this thesis.
Chapter 2 presents the literature review. It summarises the existing range of research publications
in the field of DAB converters, and then identifies their limitations when used with higher order complex
impedance models and advanced modulation strategies.
Chapters 3 and 4 present the new approach to determine the ZVS boundary conditions of a
single and three-phase DAB using harmonic decomposition of the bridge switching patterns and a two-
port network analysis. This gives an explicit theoretical solution under all operating conditions, while
also accommodating more complex AC link impedance structures, practical impedance non-idealities,
and the switching impact of dead-time and device capacitance. The effects of these practicalities and
adaptive modulation concepts on the ZVS region are individually explored. For a three-phase DAB,
the possibility of an asymmetric modulation pattern is investigated to extend the available ZVS region
for an unbalanced three-phase transformer impedance. The analytical predictions are confirmed by
matching analytical predictions with experimental results for selected DAB systems.
Following the conventional design target of maximising the transformer magnetising inductance
to achieve lowest possible circulating current, non-ideal switching invariably leads to hard switching
operation at particular operating conditions. To resolve this limitation, Chapters 5 and 6 introduce
an analysis approach which can quantify the specific value of magnetising inductance that creates
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just sufficient additional AC link circulating current to achieve continiuous ZVS operation over the
entire specified dc-dc voltage and power operating range of the converter without requiring additional
components. The last section of this chapter presents an alternative DAB design approach by introducing
a constrained ZVS operation that can be used to reduce the ZVS commutation loss in high-boost DAB
converters caused by the parasitic commutation inductance, despite operating under ZVS conditions.
The capability of the theoretical analysis process is confirmed by matching experimental results.
Chapters 7 and 8 extend the harmonic analysis framework to include the DC bus harmonic currents
that are created by a single or three-phase DAB for any operation or design context. In particular
it shows how specific DC bus current harmonics can be actively suppressed using adaptive 3-level
modulation as part of the filter design process. This particularly addresses a potential design difficulty
of parasitic connection impedances that can cause hazardous DC bus oscillations. This new active
harmonic suppression (AHS) strategy is validated by theory, simulation and matching experimental
results.
Chapter 9 describes the simulation and experimental test environments.
Chapter 10 concludes the thesis and outlines some ideas for further work arising from the findings
presented here.
1.4 Identification of Original Contribution
This thesis establishes a new analysis and design strategy for Dual Active Bridge (DAB) DC-DC convert-
ers. It overcomes the limitations of prior approaches by creating a widely applicable solution approach
that gives guidance on how to design and operate a DAB to achieve the desired performance for any
particular application context. There are three major and original contributions arising from this work.
The first contribution is to introduce and experimentally verify a new frequency domain analysis that
detects the ZVS boundary conditions for any design and operating context of single and three-phase DAB
converters. The basic principle is a generalised two-port AC link impedance model, which is analysed
phase shift
Figure 1.2: Harmonic decomposition of square waves (N : maximum order frequency component)
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using superimposed individual AC link harmonic components of voltages and currents. This process
is illustrated in Fig. 1.2 for two exemplar phase-shifted square wave (PSSW) bridge output voltage
patterns at different voltage magnitudes. Derived from that, complex impedance models, non-idealities
and asymmetries are gradually included into the analysis to investigate their individual influence on the
DAB performance.
The second contribution is to use this new modeling framework to achieve an enhanced DAB con-
verter design process. The ZVS boundary analysis is able to quantify the exact requirements for the
HF transformer and the PSSW modulation concept to ensure continuous ZVS operation with minimum
RMS circulating currents. This leads to a single customised component solution which increases the
DAB power density and helps to keep the efficiency as high as possible throughout the entire operating
range. For large boost ratio converters it is shown how the hard turn-off commutation loss can be min-
imised as a consequence of the transformer design process. For a three-phase converter in particular,
the ZVS boundary analysis approach allows to adjust the six-step modulation pattern to account for
the practical unbalance in high power density three-phase transformers that otherwise appear to reduce
the ZVS operating range.
The third major contribution is the analytical determination of the DC bus harmonics of a single
and three-phase DAB as an extension of the prior AC link analysis, which allows a more efficient filter
design process. Beyond this, adaptive 3-level DAB bridge modulation is shown to be a way to mitigate
certain harmonic frequencies that would otherwise be injected into the DC bus filter network and require
to be passively damped by a large bus filter capacitor and/or inductor.
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2 Literature Review on Dual Active Bridge (DAB)
DC-DC Converters
This chapter presents a general overview of the reported literature on Dual Active Bridge DC-DC
converters. More detailed literature review material is then incorporated into specific individual chapters
of thesis as appropriate to the material considered in these chapters.
The Dual Active Bridge (DAB) is the ultimate choice for DC-DC converter applications where
galvanic isolation and bi-directional power flow is required, the voltage boost ratio is too large for
a non-isolated DC-DC converter and/or the power rating exceeds the feasibiliy of a reduced switch
count flyback-type converter topology [3] [4]. Fig. 2.1 shows how the DAB can be used as a bi-
directional charger for energy storage systems (fuel cell, battery, super-capacitors, etc.) [5] [6]. If a load
is occasionally connected to the energy storage as is the case for battery-fed electrical drive powertrains,
the DAB can also be an attractive solution for uni-directional power flow applications.
As energy storage becomes more commonplace in many industrial and automotive applications, the
need increases for high-power converters to charge their high-energy storage systems within a reasonable
period of time. For example, Fig. 2.2 shows the power system architecture of an electric vehicle (EV) as
discussed in [7], where the embedded DAB allows to transfer power efficiently between the 13.5 V low
voltage (LV) lead-acid battery and the 400 V high voltage (HV) lithium-ion traction battery. Further-
more, and compared to uni-directional isolated DC-DC converters, the DAB allows energy exchange in
either direction, which may be required for safety reasons in case of failure of the traction battery, or to
generally increase the freedom for in-vehicle power flow management. Other typical DAB applications
have been considered in combination with renewable power sources (wind, solar), in small micro-grid
architectures [8] - [11], in automotive on-board chargers [12] - [17], in aircrafts [18], on shipboards [19],
in high-power AC-AC solid state transformers [20] [21] [22] and MVDC/HVDC grid power converter
systems [23] [24].
Energy 
storage
DC DC ACLoad DC DAB
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Figure 2.1: DAB as bi- or uni-directional charger for energy storage systems
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Figure 2.2: On-board power system for EV with embedded DAB converter [7]
2.1 Fundamentals of DAB and Early Publications
The concept of a DAB DC-DC converter was first published in 1991 [1] titled as “A Three-phase Soft-
Switched High-Power-Density dc/dc Converter for High-Power Applications”. This initial publication is
the first major reference on DAB converters and describes the fundamental operating principles of this
topology. Hence selected concepts from this work are now described in this first part of the literature
review to summarise the basic operating principles of a DAB.
The publication proposed to utilise an intermediate single or three-phase AC coupling transformer
between two active converter bridges to transfer energy between their respective DC ports in either
direction. Each DC port is connected to a regular H-bridge (in case of a single phase DAB) or three-
phase bridge (in case of a three-phase DAB), while the phase legs of each bridge are switched with 50%
duty cycle square waves. For a single phase DAB, these are typically displaced exactly 180◦ out of phase
(120◦ for the three-phase topology) to create a symmetrical AC square wave output. The two bridge
voltage outputs are then displaced by a phase angle as single degree of control variable to regulate the
power transfer. Fig. 2.3 shows the conventional single and three-phase DAB circuit topology with an
intermediate high-frequency (HF) transformer.
While this primary DAB paper describes both the single phase and the three-phase DAB topology, it
argues that the three-phase DAB topology leads to reduced AC link RMS and turn-OFF peak currents
in the bridge switching devices, compared to its single phase equivalent. It also comments that the
high-frequency six-step modulation of a three-phase DAB generates a high-frequency DC bus current
waveform which reduces the DC bus filter requirements. This seminal paper uses time domain analysis
to identify the key design criteria for a single phase and a three-phase DAB topology. It presumes a
lossless transformer model with infinite magnetising inductance, which reduces the AC link impedance
network down to the (inherent) total transformer leakage inductance. Piece-wise linear time domain
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(a) Single Phase DAB
(b) Three-Phase DAB
Figure 2.3: Early publication of DAB topology [1]
analysis is then used to analyse the system, recognising that the bridge modulators generate a four-step
(single phase DAB) or twelve-step (three-phase DAB) AC voltage pattern across the leakage inductance
L. The AC link current waveform is thus derived using the differential current equation of diLdt =
vL
L
where vL = v1 − v2. Fig. 2.4 shows the resulting waveforms for the example of a single phase DAB
including the respective DC bus currents, where it can be seen how one fundamental switching period
comprises four segments with a separate current slope definition for each of them. The steady state
periodicity is then used to develop a closed form analytical solution of the AC link current waveform.
The average DC bus current allows to define the power transfer between the two DC outputs, which for
an idealised single phase DAB with a single element series AC link inductance L is as follows:
Pp,DC =
d(2Vp,DC)
2
wswL
δ
(
1− |δ|
pi
)
(2.1)
where d is the DC-DC bus voltage ratio, δ is the phase shift angle (also: load angle) between the primary
and the secondary side, and wsw is the angular switching frequency. Note also that for the three-phase
topology analysis given in [1], the process shown in Fig. 2.4 needs to be applied (at least) twice as the
switching sequence changes at a phase shift angle of 60◦, which leads to two separate power equations
and pairs of ZVS boundary conditions.
Ref. [1] also identifies that this DC-DC converter topology is capable of inherent Zero Voltage
Switching (ZVS) under certain operating conditions. The ZVS switching boundary conditions for the
primary and secondary converter bridge are derived by evaluating the AC link current polarity at the
individual phase leg switching instances over time. The ZVS boundary operating conditions for the
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Figure 2.4: Idealised AC link network and piece-wise linear analysis (single phase DAB)
idealised single phase DAB can be expressed as a relationship between the DC-DC bus voltage ratio d
and the phase shift angle δ, for the primary bridge (d|ZVSp) and the secondary bridge (d|ZVSs), to be
d|ZVSp ≤
1
1− 2|δ|pi
d|ZVSs ≥ 1−
2|δ|
pi
(2.2)
Both the power equation (2.1) and the ZVS boundary conditions (2.2) have become essential design and
control guidelines since their initial publication, and are widely used in DAB literature.
Finally, this primary DAB publication also used AC phasors to model and characterise the DAB AC
link network, defining the fundamental AC link harmonic voltage component of each bridge output to
determine the voltage/current phasor across/inside the AC link inductance. This method is particularly
identified as useful to evaluate the kVA rating of the transformer. An exemplar phasor diagram is
sketched in Fig. 2.9 to illustrate this concept.
2.2 Successive DAB Publications
The attractiveness of an isolated DAB DC-DC converter to inherently achieve bi-directional power
flow, galvanic isolation, Zero Voltage Switching (ZVS) and the integration of a variable voltage ratio
transformer, has led to intense research activities in this area across the recent decades. It is commonly
agreed that the DAB should operate as much as possible using Zero Voltage Switching (ZVS) to minimise
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device switching losses, particularly as converter switching frequencies increase with fast-switching wide
bandgap semiconductor devices [25] - [29] entering the market. ZVS soft switching is shown to be
crucial for these devices to achieve high-efficiency operation in the higher frequency range up to 1
MHz [30] [31] [32].
More recently, several papers have presented experimental proof of achieving high conversion effi-
ciencies using the benefit of ZVS in conjunction with the progress of semiconductor device technology.
For example, in 2015, a peak efficiency of 98.7% at 42% load condition was obtained for a 100 kW, 750
V DAB operated at 20 kHz using SiC-MOSFET/SBD Dual Modules [2]. In comparison, in 1991, for
a 50 kW, 1.2 kV DAB power system operated at 50 kHz using silicon IGBTs, the peak efficiency was
reported to be around 91% [33]. The research activities on DAB converters can be grouped into the
following three areas:
 Modulation Strategies
 Optimisation of Magnetic Power Devices
 Modeling of DAB Non-Idealities
Recent research in each of these areas will now be reviewed in more detail.
2.2.1 Modulation Strategies
Fundamentals
Fig. 2.3 presented the conventional single phase DAB. The circuit topology comprises two opposing
(primary and secondary) full bridge converters that are interlinked via an AC coupling impedance.
Hence, there are four phase legs, each of which integrates a high-side and a low-side switch device. If
there is no inherent body or monolithic anti-parallel diode integrated with the forward conducting active
switch element, an external diode needs to be added.
Each phase leg is typically switched with 50% duty cycle square waves, i.e. the turn-ON (turn-
OFF) instant of the low-side device follows the high-side turn-ON (turn-OFF) instant of the respective
high-side device by half a switching period, and vice versa. This is referred to as Phase Shifted Square
Wave (PSSW) modulation as is exemplarily illustrated in Fig. 2.5(a). Each of the four DAB phase
leg switching transitions can be delayed over time with respect to one another. This results in three
independent modulation degrees of freedom. These control angles can now be used to adjust the bridge
output volt-seconds applied across the AC link network with the ability to shape the AC link current
in certain ways.
Progression of DAB Modulation Strategies
Numerous approaches that utilise these three fundamental control degrees of freedom have been proposed
in recent years. Ref. [34] [35] first explored the benefit of an extended ZVS range using a “novel pulse
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width modulation strategy” by no longer constraining the two individual phase legs of one of the two
bridges to be displaced by 180◦, while maintaining the phase shift variation between the two bridges.
This modulation concept creates two control angles as shown in Fig. 2.5(b). The introduction of this
second control angle requires the distinction of operating modes as the switching sequence is analysed
using piece-wise linear analysis. The reference work shows that modifying the bridge output voltage
duty cycle helps to achieve complete ZVS operation of the DAB as the DC bus voltage magnitudes
vary. The “Dual Phase Shift” (DPS) control in [36] then shows how this progression in modulation can
further be used to reduce the (reactive power) circulating currents in the AC link of the DAB, which
ultimately minimises the conduction losses in the switch devices and the HF coupling transformer or
any other embedded power device.
The “New Modulation Strategy” (NMS) [37] and the “Triple Phase Shift” (TPS) control [38] then
accommodate all possible three control angles into their modulation concept as shown in Fig. 2.5(c).
For both concepts, the analysis of the AC link current waveform leads to an identification of the four
most common operating modes.
In [7] and [39] the identification is further extended to its theoretical limit of twelve modes, which
(a) Single phase shift (2-level/2-level modulation) [1]
(b) Dual phase shift (3-level/2-level modulation) [34]
(c) Triple phase shift (3-level/3-level modulation) [38]
Figure 2.5: Progress of DAB modulation concepts for single phase DAB
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Figure 2.6: Eight switching sequences for 3-level/3-level modulated single phase DAB
are separately evaluated to determine their individual suitability in terms of switching condition and
RMS circulating current across the entire range of DC bus voltages and power transfer. In most cases
however, a distinction of two modes, referred to as “triangular” and “trapezoidal” modes according to
the shape of the resulting transformer current waveform, is regarded as sufficient to cover a large amount
of operating conditions, which helps to reduce the analysis complexity.
The three fundamental modulation concepts are summarised in Fig. 2.5. Note that the captions
express the most frequent terms used in literature, while the expressions in brackets represent the
respective terms used in this thesis. Similar modulation concepts to extend the ZVS region and reduce
the RMS current by utilising all three available control angles are proposed in [40] - [49], while the
fundamental principles remain. For illustration purposes, Fig. 2.6 sketches eight examplar switching
sequences for a 3-level/3-level modulated DAB.
A first attempt to overcome this distinction of cases by applying superposition principles for such
advanced modulation techniques is discussed in [50] using “generalized modeling and optimization of a
bidirectional dual active bridge dc-dc converter including frequency variation”. This work on combining
phase shift and variable frequency modulation considers the two phase legs of each bridge as independent
voltage sources that can be superimposed to develop a more generic power transfer model. This strategy
allows to avoid a complicated multi-modal operating analysis.
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2.2.2 Optimisation of Magnetic Power Devices
The technical performance of a DAB converter is typically ranked by volume and efficiency objectives.
The AC coupling impedance defines the AC link current waveform which is distinctive for the power
transfer, the bridge switching conditions and the amount of circulating (reactive) power. Thus, research
has particularly focused on modeling and optimising the AC coupling network to improve the DAB
performance. At the same time, there is a trend to use very high operating frequencies, e.g. 1 MHz [51],
and planar transformer technology [52] [53] to further reduce the volume of the magnetic power devices.
Optimisation of AC Link Series Inductance
The operation and control of a DAB highly depends on the high-frequency (HF) transformer impedance
design between the two bridges being crucial for the converter performance. Literature particularly refers
to the optimal design value of the total transformer leakage inductance (for a single component AC link
network solution) or an additional external AC link inductor. Analytical approximation formulas to
determine the leakage inductance for various physical coil and core geometries are presented in [54]. In
[55] the best compromise value of leakage inductance to achieve ZVS operation and minimum circulating
current in a three-phase DAB is determined to be a function of the specified DC-DC voltage operating
range. This range typically centres about the unity DC-DC bus voltage ratio (d=1) as indicated by the
rectangular section in Fig. 2.7.
The circulating RMS current through the transformer is also shown to reduce with a higher series
inductance as the DC-DC bus voltage ratio boundaries deviate further away from unity. However, there
is an upper limit for the leakage inductance value due to the maximum power transfer requirement that
still needs to be satisfied by the design. A similar optimisation is conducted in [56] where a dominant
external inductor is added in series to the HF transformer. Ref. [57] evaluates the design efforts for
such a combined solution approach to effectively enhance the DAB performance for a wide operating
range. As operating conditions vary, Ref. [58] suggests to use a flexible “dual leakage transformer”
where an extra switch is integrated to adjust the leakage inductance between two discrete values and
0
1
1
OP range
Figure 2.7: Specified voltage operating range around the unity DC-DC bus ratio
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select the value that creates the more beneficial AC link current waveform load-dependent. A higher
inductance value is preferred during low load operation to comply with the ZVS boundary conditions
from (2.2), while the lower value is used at higher power levels. In addition, instead of compensating
a non-unity DC-DC bus voltage ratio by adapting the bridge output voltage over time, as shown in
Fig. 2.5, a variable turns ratio transformer (using an electrical tap changer) can be implemented to
adjust the effective DC-DC bus voltage ratio [59]. In [60] and [61] the monotonic AC link impedance
network is extended by additional inductors connected across the bridge output terminals to allow for
additional circulating magnetising current. Such an AC link circuit extension is then shown to maintain
ZVS across a wider operating range despite parasitic switch device capacitance that needs to be fully
discharged before the incoming device is turned ON.
Power Dissipation in the Magnetics
In order to estimate the power loss of the HF transformer (or the external series inductor) in a DAB,
simplified analytical models have been developed and validated in the literature. These models can then
be used to replace finite element analysis if their modeling accuracy is sufficient.
In general, the magnetic components dissipate power in both the core body and the copper windings.
With respect to the core losses, the Improved Generalised Steinmetz Equation (IGSE) [62] is typically
proposed to account for the non-sinusoidal AC link current waveform obtained for a conventional mono-
tonic coupling impedance network. The performance of various core materials can be investigated using
material-specific Steinmetz parameterisation to match the experimental observations [63] - [66].
The AC copper resistance of the magnetic power devices is known to significantly vary with the
applied operating frequencies. As a consequence, literature has developed advanced analytical models
to improve the accuracy in the expexcted conduction loss power dissipation [67] - [71]. The frequency
dependencies of the DAB AC coupling impedances may significantly impact on the converter operating
conditions and hence need to be included into the DAB modeling process. Other such DAB non-idealities
are addressed in Section 2.2.3
Variations of the Monotonic DAB Impedance Network
The performance of a conventional DAB using monotonic AC coupling impedance elements, i.e. a HF
transformer with optional series inductor as presented in Fig. 2.8(a) and 2.8(b), is compared to resonant
tank impedance networks in [72] [73] [74]. In [75], it is described how the integration of a series resonant
capacitor according to Fig. 2.8(c) negatively impacts the DAB power density and ZVS range, while the
sinusoidal AC current shape can be beneficial to reduce the winding loss and the ZVS turn-off current
magnitude. A LCL tank impedance network (Fig. 2.8(d)) is proposed in [76]. Many other such resonant
impedance variations are proposed in literature.
Typically, such resonant converters are analyzed using fundamental AC phasor theory, which may
provide sufficient model accuracy if frequency variation (i.e. quasi-resonant operation) or 3-level bridge
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modulation concepts are not taken into account. Note also that there is a large number of overlapping
publications from the field of bi-directional (wireless) inductive power transfer applications [77] [78] [79]
[80] where the conventional high coupling factor DAB transformer is replaced by two loosely coupled
sender and receiver coils.
2.2.3 Modeling of DAB Non-Idealities
Practical DAB impedance non-idealities and modulation dead-time have been identified to be of signif-
icant relevance [81] during the modeling process. Hence, prior literature has developed state-space and
AC phasor analysis strategies to accommodate these non-idealities.
State-Space Modeling
A detailed small-signal state-space and full-averaging model of a phase shifted single phase DAB con-
verter with intermediate AC link inductance and DC bus filter is developed in [82] [83]. The modeling
approach includes the DC bus filter time constant on either side of the DAB, which is found to be highly
relevant to achieve effective closed loop voltage and power control of a DAB. The authors also men-
tion that a precise knowledge of the PSSW modulation technique is mandatory for dynamic modeling
and effective design of the digital controller (note that the Lyapunov function method in [84] confirms
the general stability of a DAB disrespective of the selected PSSW modulation technique). Alternating
analysis methods have been widely reported: In [85], an extended sixth-order DAB small-signal model
is presented while reduced order DAB state-space models are developed in [86] and [87]. Further small
signal steady-state and transient modeling strategies have been reported [88] [89]. The traditional volt-
(a) Monotonic: HF transformer
ext. L
(b) Monotonic: HF transformer with ex-
ternal inductor
(c) Resonant: LC tank and ideal trans-
former
(d) Resonant: LCL tank and ideal trans-
former
Figure 2.8: Typical AC link coupling networks of DAB converters
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Figure 2.9: First Harmonic Approximation
age control loop design method can be extended by adding inverse model-based feedfoward terms in
parallel to the PI voltage controller output, which calculate the required phase shift angle to immedi-
ately push the DAB to the target operating condition [90]. This is shown to improve the response time.
A similar state-space and average modeling technique is proposed for a three-phase DAB [91]. Further
work to improve the dynamic response of a three-phase DAB has been published [92] [93] [94], where
an instantaneous 2D stationary frame is used to limit the AC link peak current and thus avoid a DC
bus current overshoot. Another dynamic modulation technique to avoid DC bus current overshoot for a
single phase DAB is described in [95]. Simple steady-state analysis of the AC link current waveform is
used to instantaneously calculate the DAB switching instants required subsequent to a load or voltage
disturbance.
AC Phasor Modeling
Another approach to model a DAB is described in [91]. The fundamental phasor analysis in Fig. 2.9
is used to create a “first harmonic approximation”(FHA) of the AC link. In addition, the AC link
current is translated into its respective average DC bus current to accommodate a linear DAB output
load. A comparison to the previously discussed state-space modeling approach shows that there is a
decent match with regards to the control response. However, the FHA approach is shown to have
a significant deviation in the gain, which is traced back to the lack of higher-order harmonics that
considerably contribute to the power transfer. Another deviation in the control response occurs due
to the elimination of the transformer time constant in the state-space average model which is however
obtained in the FHA model.
The FHA approach is then extended to a full-order harmonic summation in [96] [97] by segregating
the primary and secondary bridge square wave output voltages into infinite odd frequency components.
The solution terms can be used to predict the DAB phase shift control command. Beyond that, the non-
linear impact of dead-time is explored and is found to cause a significant error in the phase shift angle,
i.e. a time delay in the actual voltage transition, as soon as hard switching occurs in either primary or
secondary bridge. This leads to a deviated operating condition where the expected boundary conditions
and the transferred power may substantially differ from the expected values. A compensation technique
using a complicated distinction of operating modes is proposed, as is similarly done in [98] [99]. Both [91]
and [96] show that frequency domain analysis can be used to comfortably accommodate the effect of AC
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link resistance on the DAB power transfer, whereas [100] superimposes the two bridge output voltages in
time domain to define a correlation between the power transfer and the transformer winding resistance.
2.3 Issues in the Literature and Conclusion
The literature review has shown how various research groups have extended the fundamental modeling
strategy from [1] to account for non-idealities, advanced modulation strategies or DAB circuit variants.
In particular, the progression from conventional single phase shift (i.e. 2-level) modulation to triple
phase shift (i.e. 3-level) modulation achieves a significant voltage range extension at the cost of slightly
increased modulation resources. Furthermore, prior research has realised that switching dead-time,
parasitic device capacitance, transformer resistance and such other second order effects can greatly
influence the switching conditions and the power transfer of a DAB. Also, numerous variations of the
bridge circuits and the AC link impedances have been investigated to achieve best possible performance
for each individual application context.
At the same time, one can identify that the presented analysis strategies prevent the emergence of
more generic design and modulation guidelines. This seems to be caused by the fact that, firstly, most
records in the literature use conventional time domain analysis to model the DAB. As shown by the
literature review, this approach almost inevitably limits the design scope to an idealised impedance
structure. In most cases, the transformer impact can only be approximated but more significantly, the
actual transformer design scope is based on the presumption of a fixed or variable [101] single-parameter
AC link inductance optimisation which typically aims to achieve ZVS conditions for particular load
conditions. The design strategies proposed in the literature are generally not able to take into account
higher-order and non-linear coupling impedance models.
Secondly, numerous research papers have proposed adaptive 3-level DAB phase shift modulation
strategies to achieve a flexible volt-second bridge output. These techniques essentially utilise the same
three control degrees of freedom (if combined frequency variation [50] [102] [103] and burst mode oper-
ation [104] are not included) to extend the ZVS range of a single phase DAB and reduce the reactive
circulating currents. However, piecewise linear time analysis requires complicated multi-modal steady-
state analysis when adaptive modulation concepts are used with a single phase DAB. Thus, the design
process has to inevitably deal with a complex sequence of operating modes. This leads to a fractional
modeling process which does not achieve simple and comprehensive guidance on how the DAB is ex-
pected to perform across the entire operating range. Beyond that, practical switching effects such as
modulator dead-time or device parasitic capacitances have to be evaluated separately for each operating
mode condition.
Finally it is also observed that the literature has primarily focused on the analysis of the AC link
active bridge circuits and passive power devices, with the DC bus and its filter elements only mentioned
in relation to control aspects. As a consequence, the consideration of the DC bus waveforms and its
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filter impedances remains a rather untouched topic in the literature, although, unlike other non-isolated
DC-DC or DC-AC converters [105] [106], the Phase Shifted Square Wave (PSSW) modulation strategy
injects substantial harmonic distortion into the DC bus at integer multiples of the switching frequency.
This distortion interacts with the parasitic filter impedances to potentially cause a resonance hazard
and subsequent operation failure. However until now, no publication has reported the DC side filter
design difficulties which become more and more severe as operating frequencies further increase and the
converter behavior becomes less ideal.
The literature review has also outlined several examples where the DAB converter model was ex-
tended to include single impedance or switch non-idealities, advanced modulation strategies and passive
device models, and thus satisfy any application context. However it still lacks a complete and powerful
analysis framework which can combine all these effects. This new modeling technique should be able
to broadly accommodate all ZVS boundary conditions and power transfer modes, and handle adaptive
DAB modulation concepts and complex AC coupling impedances, together with other practical switch-
ing effects such as phase leg dead-time delay and parasitic device capacitance. In a next step, the method
should then be able to identify distinct design and operation guidelines to achieve best possible DAB
performance. The three major research questions (RQ) for this thesis are hence expressed as follows:
 RQ 1) Can frequency domain analysis of a DAB be used to determine more general and precise ZVS
boundary expressions for single and three-phase DABs, taking into account complex impedance
models, advanced multi-level modulation concepts and practical converter non-idealities?
 RQ 2) Can the proposed analysis strategy provide immediate design and operation guidance on
how to achieve continuous low-loss ZVS operation of a practical DAB converter despite limiting
factors such as the non-ideal switching behavior?
 RQ 3) Can the established framework also include DC bus current harmonics and parasitic second
order DC bus impedances into the design process, and show how modulation influences the DC
bus frequency components?
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3 Determination of Zero Voltage Switching (ZVS)
Regions For Single Phase DAB 1
The only way to further enhance the power density and cost-effectiveness of any power-electronic con-
verter is to increase its operating frequency, unless the material specifications of passive power devices
and/or the thermal cooling capability drastically evolve. Hence, for a DAB, precisely identifying the
ZVS boundary conditions for any design and operating context is key to minimising the switching en-
ergies that need to be dissipated. This requires the practicalities of the AC link coupling network (in
particular the transformer) and the non-ideal switching process to become more relevant in the entire
design process. Hence, these effects have to be included into the analysis to accurately determine the
available ZVS operating range. However, a DAB is conventionally designed using time domain analysis
which typically presumes an idealized single parameter AC link inductance and switch transition to
evaluate the ZVS condition of a DAB. Recognising that this analysis technique only approximates the
more complex model of a practical DAB high-frequency (HF) transformer, it does not allow to design for
more complex AC link coupling impedances. More recent work has begun to consider harmonic analysis
strategies to overcome these limitations. However, to date these approaches have only been proposed
using a fundamental component approximation [107], or have not developed an analytical closed form
solution for the ZVS range of the DAB [108].
This chapter now presents a new theoretical approach using harmonic analysis to analytically de-
termine the ZVS boundary conditions of a single DAB converter across the entire range of operating
conditions. This can then be used to accurately determine the ZVS boundaries for any particular DAB
design and operating context, by identifying the precise conditions of the PSSW (Phase Shifted Square
Wave) phase shift angle, the PSSW duty cycles, the AC coupling impedance and the bridge DC bus
voltage levels.
The new approach separates the two bridge voltage switching patterns into their harmonic equivalent
forms, and then calculates the inter-bridge circulating current(s) as a set of harmonic components flowing
through a generic two-port admittance network. Each harmonic is expressed as an individual function
of the bridge DC bus voltages and the PSSW phase shift and duty cycle angles. The summation of these
current harmonics is then evaluated to determine the polarity of each bridge current as their switches
1Material in this chapter was first published in:
J. Riedel, D. G. Holmes, B. P. McGrath, and C. Teixeira, ”Zvs soft switching boundaries for dual active bridge dc-dc
converters using frequency domain analysis,” IEEE Transactions on Power Electronics, vol. 32, pp. 3166-3179, April 2017.
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change state, to identify whether ZVS has occurred for the conditions considered. This analysis strat-
egy readily allows more complex bridge coupling networks, practical impedance non-idealities [109] and
non-ideal switching effects [33] [110] such as dead-time and parasitic device capacitance, and advanced
modulation strategies to be included. Next, reduced analytical closed form solutions are presented for
single and three-phase DAB operation with a single ideal coupling inductance, matched against con-
ventional time domain solutions to confirm the validity of the approach. Finally, more advanced results
using numerical integration are presented with predicted ZVS conditions confirmed by experimental
investigations.
3.1 Fundamentals
The general structure of a single phase DAB is shown in Fig. 3.1(a), where the primary and secondary
side converters are connected via a general two-port admittance [Y ]. Fig. 3.1(b) shows an exemplar
DAB coupling network, consisting of a HF two-winding transformer with primary and secondary series
resistances and leakage inductances, and a central magnetising inductance. For the DAB topology, the
phase legs of each bridge are switched with 50% duty cycle square waves. For a single phase DAB
these are typically displaced exactly 180◦ out of phase, to create an AC square wave output (2-level
modulation). The two bridge outputs are then displaced by a phase shift angle δ to provide a single
control degree of freedom. For an ideal series AC link coupling inductance, active power is transferred
from the primary to the secondary bridge if δ > 0 and vice versa. This strategy is known as Phase
Shifted Square Wave (PSSW) modulation. DAB operational flexibility using 2-level PSSW modulation
is relatively constrained because the volt-second output of each bridge is always proportional to its DC
bus voltage.
In contrast, adaptive 3-level DAB modulation introduces two additional degrees of freedom by no
longer constraining the phase leg switching of each bridge to be displaced by pi (radians). This produces
reduced duty cycle quasi-square wave outputs for each bridge, offering the benefits of a reduced magni-
tude reactive power circulating current because of the variable bridge volt-second output, and extended
ZVS regions of operation across a wider range of DC bus voltage variation for each bridge. Typical
3-level switching patterns for a single phase DAB are shown in Fig. 3.1(c), where δ is the displacement
angle between the centre points of the output pulses of the two bridges, and α and β are the primary
and secondary bridge duty cycle angles, respectively.
For either (single phase or three-phase) DAB topology, ZVS will occur if the output current of a
bridge is flowing through the active switch of its phase leg as the phase leg changes state, since the
current will then naturally commute to the opposing switch anti-parallel diode. With respect to the
definitions in Fig. 3.1(c), the outgoing phase leg current has to be (sufficiently) negative for a positive
phase leg transition (from low-side to high-side switch) and positive for a negative phase leg transition
(from high-side to low-side switch). Note that HB1 is hard-switched for the single phase DAB in Fig.
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Figure 3.1: Single Phase DAB
1(c), since its current is positive for the positive phase leg transition. Note also that the currents
through the primary and secondary transformer coils are not exactly matched in these figures, since
a finite magnetising impedance has been deliberately included into the coupling network. Operating
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the phase legs under ZVS facilitates the use of higher switching frequencies and state-of-the-art silicon-
based Power MOSFET technologies such as super-junction FETs, or up-coming wide bandgap devices,
in particular SiC and GaN, since a ZVS transition significantly reduces the switching losses in most
cases. Note also that since ZCS (Zero Current Switching) occurs just at the boundary of ZVS, it can
be classified as a subcategory of ZVS for this topology and does not need to be considered separately.
Fig. 3.2 (a) shows the switched voltages and device currents for the first leg of the primary bridge, i.e.
HB1 (switches Sp,1 and Sp,2), for a hard switching (current flowing through Sp,2 diode before switching)
negative-to-positive phase leg voltage transition. For a hard switching transition outside ZVS, the load
current commutates from the outgoing anti-parallel diode of Sp,2 to the active device of Sp,1, and the
drain-source (and any externally paralleled) capacitance must be rapidly discharged during the active
device turn-ON. The reverse recovery charge of the outgoing diode also causes high switching losses
and increased thermal stress of the switch device. Fig. 3.2 (c) then shows the switched voltages and
device currents for a ZVS soft switching (current flowing through Sp,2 active device before switching)
negative-to-positive phase leg voltage transition. For a ZVS transition, the phase leg voltage naturally
rises as Sp,2 is turned OFF as the device capacitance is charged by the (negative) load current ip. The
upper anti-parallel diode of Sp,1 then turns ON (almost) losslessly, clamping at the positive DC rail
voltage. Figs. 3.2 (b) and (d) then illustrate the respective current path sequences for a hard and soft
switching transition.
The ZVS regions for each bridge vary as a function of the primary and secondary bridge DC bus
voltages Vp,DC and Vs,DC, the bridges’ output duty cycle angles α and β, the phase shift angle δ
between the bridges, and the AC coupling impedance network. Precisely determining these boundaries
as operating conditions vary is essential for effective design and high efficiency operation of a DAB
converter. Given that a square wave can be readily expressed as a direct summation of odd harmonics
[111] through a Fourier series expansion, it immediately follows that the phase leg output voltages of a
single phase 3-level modulated DAB can be expressed in harmonic form as
vHB1(t) =
4Vp,DC
pi
N∑
n=1
1
[2n− 1] sin {[2n− 1][wswt+
α/2]}
vHB2(t) =
4Vp,DC
pi
N∑
n=1
1
[2n− 1] sin {[2n− 1][wswt−
α/2]}
vHB3(t) =
4Vs,DC
pi
N∑
n=1
1
[2n− 1] sin {[2n− 1][wswt+
β/2− δ]}
vHB4(t) =
4Vs,DC
pi
N∑
n=1
1
[2n− 1] sin {[2n− 1][wswt−
β/2− δ]}
(3.1)
where N → ∞ and the voltages vHBi(t) define the ith phase leg’s output voltage referred to its corre-
sponding DC bus voltage midpoint, i ∈ {1, 2, 3, 4}. The secondary bridge DC bus voltage can also be
expressed as a proportion of the primary bridge DC bus voltage as Vs,DC = dVp,DC (note that without
loss of generality, the turns ratio Ns/Np equals unity in the following analysis).
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Figure 3.2: Hard vs. soft switched phase leg transition (HB1)
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The relationship between these bridge switched output voltages and the currents flowing into the
AC coupling network can now be expressed using two port circuit analysis as follows:
ip(t)
is(t)
 =
yp,p(t) yp,s(t)
ys,p(t) ys,s(t)

vp(t)
vs(t)
 (3.2)
where yx,x(t) is a self or mutual (as appropriate) admittance defined in terms of the coupling network
resistances (gain terms), inductances (integral terms) and capacitances (derivative terms). The individ-
ual matrix elemens can be defined according to (3.12) for the monotonic transformer equivalent circuit
in Fig. 3.1(b). The primary and secondary bridge output voltages vp(t) and vs(t) are given by
vp(t) = vHB1(t)− vHB2(t)
vs(t) = vHB3(t)− vHB4(t)
(3.3)
For each of the harmonic frequencies defined in (3.1), the time varying relationships between the
bridge voltages and currents (3.2) can be expressed using AC phasor theory as follows:
Imp ∠θmp
Ims ∠θms
 = 4Vp,DC
pim
Y mp,p∠γmp,p Y mp,s∠γmp,s
Y ms,p∠γms,p Y ms,s∠γms,s

 1∠ {m[α/2]} − 1∠ {m[−α/2]}
d∠ {m[β/2− δ]} − d∠ {m[−β/2− δ]}
 (3.4)
where the superscript m = [2n−1] defines the harmonic frequency mwsw and the voltages, currents and
admittance matrix elements are expressed in complex angular form. The overall bridge currents can
then be expressed in time domain by transforming this phasor solution back into a sinusoidal steady-
state time varying form for each harmonic frequency, and summing these solutions across all frequencies
to give
ip(wswt) =
∞∑
n=1
imp (wswt) =
4Vp,DC
pi
∞∑
n=1
1
m
× Y
m
p,p{sin
(
m[wswt+ α/2] + γ
m
p,p
)− sin (m[wswt− α/2] + γmp,p)}
+dY mp,s{sin
(
m[wswt+ β/2− δ] + γmp,s
)− sin (m[wswt− β/2− δ] + γmp,s)}

(3.5a)
is(wswt) =
∞∑
n=1
ims (wswt) =
4Vp,DC
pi
∞∑
n=1
1
m
× Y
m
s,p{sin
(
m[wswt+ α/2] + γ
m
s,p
)− sin (m[wswt− α/2] + γms,p)}
+dY ms,s{sin
(
m[wswt+ β/2− δ] + γms,s
)− sin (m[wswt− β/2− δ] + γms,s)}

(3.5b)
The ZVS boundary for each bridge phase leg positive voltage transition (negative transition is sym-
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metrical and so does not need to be considered) can then be mathematically expressed as follows:
ip(wswt = −α/2) ≤ 0 (HB1) (3.6a)
ip(wswt = α/2) ≥ 0 (HB2) (3.6b)
is(wswt = −β/2 + δ) ≤ 0 (HB3) (3.6c)
is(wswt = β/2 + δ) ≥ 0 (HB4) (3.6d)
As could be expected, the four “independent” switching transitions require the consideration of
four separate ZVS boundaries in case of 3-level DAB modulation, which reduce to two boundaries if
both bridges operate with 2-level output voltage patterns. Taking into account the arithmetical sign of
the admittance matrix elements for a predominately inductive coupling network (the usual case), the
conditions of (3.6) can then be substituted back into (3.5) and rearranged as follows:
d|HB1ZVS ≤
∞∑
n=1
Ymp,p
m
{
sin
(
γmp,p
)
cos (mα)− cos (γmp,p) sin (mα)− sin (γmp,p) }
2
∞∑
n=1
Ymp,s
m
sin
(
mβ
2
){
cos
(
γmp,s
)
cos
(
m[δ + α
2
]
)
+ sin
(
γmp,s
)
sin
(
m[δ + α
2
]
) } (3.7a)
d|HB2ZVS ≤
∞∑
n=1
Ymp,p
m
{
− sin (γmp,p) cos (mα)− cos (γmp,p) sin (mα) + sin (γmp,p) }
2
∞∑
n=1
Ymp,s
m
sin
(
mβ
2
){
cos
(
γmp,s
)
cos
(
m[δ − α
2
]
)
+ sin
(
γmp,s
)
sin
(
m[δ − α
2
]
) } (3.7b)
d|HB3ZVS ≥
2
∞∑
n=1
Yms,p
m
sin
(
mα
2
){
− sin (γms,p) sin (m[δ − β2 ])+ cos (γms,p) cos (m[δ − β2 ])
}
∞∑
n=1
Yms,s
m
{
sin
(
γms,s
)
cos (mβ)− cos (γms,s) sin (mβ)− sin (γms,s) } (3.7c)
d|HB4ZVS ≥
2
∞∑
n=1
Yms,p
m
sin
(
mα
2
){
sin
(
γms,p
)
sin
(
m[δ + β
2
]
)− cos (γms,p) cos (m[δ + β2 ])
}
∞∑
n=1
Yms,s
m
{
cos
(
γms,s
)
sin (mβ) + sin
(
γms,s
)
cos (mβ)− sin (γms,s) } (3.7d)
Equation (3.7) identifies the conditions under which ZVS occurs for each phase leg, as an exact
analytical relationship between the PSSW modulation angles α, β and δ, and the DC bus voltage ratio
d of the two bridges, for any coupling admittance network between the bridges.
When α = β = pi, the AC phasor relationship between the bridge switched output voltages and the
outgoing phase leg currents flowing into the coupling network reduces to
Imp ∠θmp
Ims ∠θms
 = 8Vp,DC
pim
×
Y mp,p∠γmp,p Y mp,s∠γmp,s
Y ms,p∠γms,p Y ms,s∠γms,s

 1∠mpi2
d∠m[pi
2
− δ]
 (3.8)
The ZVS region is then defined by an (upper) primary bridge boundary, (3.9a), and a (lower)
secondary bridge boundary, (3.9b), as an exact relationship between the converter DC-DC voltage ratio
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d and the PSSW phase shift angle δ of
d|ZVSp ≤
−
∞∑
n=1
Ymp,p
m
{
sin
(
γmp,p
)}
∞∑
n=1
Ymp,s
m
{
sin
(
γmp,s
)
cos (mδ)− cos (γmp,s) sin (mδ)} (3.9a)
d|ZVSs ≥
−
∞∑
n=1
Yms,p
m
{
sin
(
γms,p
)
cos (mδ) + cos
(
γms,p
)
sin (mδ)
}
∞∑
n=1
Yms,s
m
{
sin
(
γms,s
)} (3.9b)
The validity of this solution can be confirmed against a conventional piece-wise time-domain analysis
by reducing the coupling network to a simple ideal linear inductance with a unity transfomer turns ratio.
Under these conditions, the two-port admittance matrix terms reduce to
Y mp,p∠γmp,p = Y ms,s∠γms,s =
1
mwswL
∠− pi
2
Y mp,s∠γmp,s = Y ms,p∠γms,p =
1
mwswL
∠pi
2
(3.10)
and the ZVS boundary conditions (3.9a) and (3.9b) can then be expressed, after some reduction, as
follows:
d|ZVSp ≤
∞∑
n=1
1
m2
∞∑
n=1
cos(mδ)
m2
=
pi2
8
pi(pi−2|δ|)
8
=
1
1− 2|δ|
pi
(3.11a)
d|ZVSs ≥
∞∑
n=1
cos(mδ)
m2
∞∑
n=1
1
m2
=
pi(pi−2|δ|)
8
pi2
8
= 1− 2|δ|
pi
(3.11b)
Eqn. (3.11) describes the ZVS region of an ideal series AC link inductance coupled single phase DAB for
conventional 2-level PSSW modulation, which exactly matches the single phase time domain equivalent
reported in [1] and [56].
3.2 2-Level vs. 3-Level Modulation
As identified earlier, the analytical determination of ZVS in the time domain for 3-level modulation is
quite challenging, with up to 12 modes of operation required to determine ZVS limits at any particular
operating condition [39]. In contrast, the harmonic analysis approach presented here results in a single
coherent solution for the ZVS boundary conditions across the entire converter operating range. Fig. 3.3
demonstrates this capability, by showing the effect of changes of the 3-level modulation angles on the
ZVS boundaries as the voltage conversion ratio d and the PSSW phase shift angle δ vary, for an ideal
series inductance AC link network.
From this figure, it can be seen how the linked ZVS boundary curves established for each bridge
under 2-level modulation (Fig. 3.3(a)) change as either the secondary (Fig. 3.3(b)) or primary (Fig.
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Figure 3.3: 3-level ZVS boundaries for varying α and β (N = 30)
3.3(c)) bridge is 3-level modulated. In particular, the ZVS boundary curves for each of the phase legs
of the 3-level modulated bridge diverge with respect to the phase shift angle δ, and also shift upwards
or downwards away from the nominal DC bus voltage ratio of d = 1 in proportion to the α/β ratio. As
shown in Figs 3.3(b) and 3.3(c), these changes create an additional ZVS region, centered about δ = 0,
which is connected to the higher power ZVS regions through singular “cusp” points which occur at
the off-nominal DC bus voltage ratio defined by the α/β ratio. Consequently this ratio must always be
adjusted to match the physical DC bus voltage ratio when transitioning from the central lower power
ZVS region (|δ| ≤ |α−β|2 ) to the higher power ZVS regions (|δ| ≥ pi − |α+β|2 ), to ensure continuous ZVS
operation through these cusp points. This process will be further discussed in Chapter 5. Also note that
within this higher power region the ZVS boundary of the 2-level modulated bridge remains according
to (3.11) irrespective of the 3-level PSSW duty cycle of the other bridge. However, as can be seen from
the figures, 3-level modulation results in a segmentation of the ZVS boundary curves due to the change
in switching sequence between the primary and secondary bridge phase legs.
In addition, as shown in Fig. 3.3(d), the effect of 3-level modulating both bridges by the same
amount (i.e. α/β remains equal to 1) is to create a long singular ZVS connection boundary between
the two higher power ZVS regions, which precludes ZVS operation for lower values of |δ| if the DC bus
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Figure 3.4: ZVS boundaries for increasing N (α = pi/3, β = 2pi/3)
voltage ratio moves at all away from unity (as is quite likely in practice). Hence 3-level modulation of one
bridge achieves the best possible conditions to continuously operate a DAB in ZVS over a wide range of
DC bus voltage and power transfer, with both bridges requiring the capability for 3-level modulation so
that variations in the DC bus voltage ratio in either direction can be accommodated while still keeping
the DAB converter within the ZVS operating region.
Fig. 3.4 shows the further advantage of this new harmonic analysis approach in identifying the
additional ZVS region created by (unequal) 3-level primary and secondary bridge duty cycles of α = pi/3
and β = 2pi/3 in the low |δ| region, in contrast to the misleading result that is achieved by the more
common approach of using only the fundamental component of the bridge output voltages for analysis.
Fig. 3.4(a) shows how fundamental component analysis (N = 1) does not predict this new ZVS region at
all, which illustrates its inadequacy. However, as shown in Fig. 3.4(b)-(d), the ZVS region around δ = 0
immediately emerges as more harmonic components (N = 2, 3, 4) are taken into account. Note that
the analysis was limited to N = 4 since the harmonics beyond this range made little further difference
to the ZVS operating region for this example. However, in general, as α and β reduce and at lower
power transfer levels (lower |δ|), the reduced volt-second pulses created by the 3-level bridge switching
sequences increase the significance of higher order harmonics compared to the primary fundamental
frequency component in determining ZVS conditions.
3.3 ZVS Analysis for Non-Ideal AC Coupling Impedances
To illustrate the capability of the harmonic analysis strategy, the ZVS boundary conditions are evalu-
ated for a single phase DAB converter with different AC coupling impedances and PSSW modulation
parameters. The complex admittance matrix elements of [Y ] for a primary-side referred inductive-ohmic
transformer model (Fig. 3.1) become
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Y mp,p =
Imp
V mp
∣∣∣
Vms =0
= Y mp,s ·
jmwsw(L
m
m + L
′m
σ,s) +R
′m
σ,s
−jmwswLmm
Y mp,s =
Imp
V ms
∣∣∣
Vmp =0
=
−jmwswLmm
−(mwsw)2[L′mσ Lmm + Lmσ,pL′mσ,s] +Rmσ,pR′mσ,s + jmwsw[Lmσ,pR′mσ,s + L′mσ,sRmσ,p + LmmR′mσ ]
Y ms,p =
Ims
V mp
∣∣∣
Vms =0
= Y mp,s
Y ms,s =
Ims
V ms
∣∣∣
Vmp =0
= Y mp,s ·
jmwsw(L
m
m + L
m
σ,p) +R
m
σ,p
−jmwswLmm
Remark: L′mσ = L
m
σ,p + L
′m
σ,s R
′m
σ = R
m
σ,p +R
′m
σ,s
(3.12)
For the experimental system (described in more detail in Chapter 9), the AC coupling impedance
was connected directly between the IGBT switched primary and secondary bridges. The bridges were
operated in open loop mode, switching at 20 kHz (limited by the available experimental bridge), with
the PSSW displacement angles adjusted manually from the controlling computer. The DC buses were
created by standard DC power supplies, with paralleled load resistors to allow energy to be absorbed
at the receiving bridge. The asymmetric forward voltage drop across the IGBT devices and the anti-
parallel diodes (voltage inherently reverses with current polarity) was used to precisely identify switching
transition types from the bridge output voltage patterns, i.e. from diode to switch (hard switching),
from diode to diode (ZVS boundary), from switch to diode (ZVS soft switching). The operating points
presented here have been selected so that dead-time has no effect on the ZVS regions as will be identified
in Section 3.4.
3.3.1 Significant Resistance in the AC Link
The capability of the proposed harmonic analysis approach is first demonstrated by exploring the changes
in the ZVS regions when a non-ideal coupling inductance with a significant series resistance (RL) is used,
compared to an (almost) purely inductive load (L), for 2-level PSSW operation (α = β = pi). Note that
the resistance of the transformer is determined in practice by various influences such as the conducting
material, the winding technique, the geometry of the core and the winding, and the applied switching
frequency. If the coupling network is simplified for an RL coupled inductor impedance according to Fig.
3.5 (i.e. no vertical magnetising current path), the matrix elements for [Y ] reduce as follows:
Y mp,p∠γmp,p = Y ms,s∠γms,s = −Y mp,s∠γmp,s = −Y ms,p∠γms,p = 1
R+ jmwswL
(3.13)
Figure 3.5: Simplified RL impedance network
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Figure 3.6: Secondary bridge ZVS for RL impedance and 2-level PSSW (α = β = pi)
For this example, the DAB is operated with a single inductor of 0.53 mH (experimental details
described in Chapter 9) and a substantial series resistance of 14 Ω, to clearly show the resistance effect.
Fig. 3.6(a) and 3.6(b) show how the ZVS boundaries skew vertically when the resistance is in circuit,
depending on the sign of δ. Hence the impact of series resistance is a reduction of the ZVS voltage
range capability of the converter for bi-directional power flow (it is commented that there is a complex
relationship between the active power transfer and δ when resistive elements are included, as will be
further discussed in Chapter 7).
This predicted result has been confirmed using a time-domain based circuit simulation with results
shown in Fig 3.6(c) and with the experimental waveform shown in Fig. 3.6(d). It can be seen that when
d equals 0.58, ZVS is not achieved for δ = pi6 with an ideal coupling inductance, as shown by the hard
switching transition in the secondary bridge voltage waveform, while the introduction of series resistance
moves the operating condition (test point OP1) back into ZVS. Note however that this improvement in
ZVS boundary for a positive sign of δ impacts adversely on the ZVS boundary regions for the reverse
direction.
Fig. 3.7(a) shows how the ZVS boundaries for this system vary for the two alternative impedances as
a function of the DC bus voltage ratio d and control angle δ, for adaptive 3-level PSSW modulation with
the bridge duty cycles of α = pi2 and β =
2pi
3 . As already observed for 2-level PSSW modulation, the AC
link resistance moves the boundaries vertically depending on the sign of δ. The operating conditions of
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Figure 3.7: HB4 ZVS for RL impedance and 3-level PSSW
the matching simulation and experimental results are defined by OP2 in Fig. 3.7(b) and 3.7(c). Note
that at this operating point, only phase leg HB4 needs consideration for ZVS operation since all other
phase legs are well within their individual ZVS regions. From these figures it can be seen that while
ZVS is not achieved for an ideal inductance when d equals 0.31 and δ = pi2 , the introduction of the
series resistance moves the DAB back into ZVS operation, as predicted by Fig. 3.7(a). The slightly
elevated voltage step after the turn-ON of the high-side switch of HB4 (Ss,3) confirms that ZVS has
been re-established. Note that all other half bridges are soft switched at these operating conditions,
independent of the load impedance. Note also that the reference definition of the secondary bridge
phase leg current is in Fig. 3.1 is inverse to the (plotted) current of ip in Fig. 3.7(b) and 3.7(c).
3.3.2 Transformers with Variable Winding Coupling
The influence of transformer winding coupling was explored by considering a transformer with a variable
coupling co-efficient. Special U-core ferrite test transformers with a unity turns ratio and adjustable
winding coupling were made. Table 3.1 lists the leakage inductances and magnetising inductances for
three alternative physical transformer configurations that were measured using the techniques described
in [112] (design specifications in Chapter 9). The resultant ZVS boundaries for T1 and T3 in Fig.
3.8 show that a reduced winding coupling (leakage inductances remain essentially constant while the
magnetising inductance reduces) increases the separation between the primary bridge phase leg ZVS
boundaries (HB1 and HB2) and the secondary bridge ZVS boundaries (HB3 and HB4). This significantly
increases the available ZVS region and enables overall practical soft switching (incl. second order effects)
for any DAB steady-state system condition of power and input vs. output voltage.
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Figure 3.9: Experimental validation of coupling
impact: δ = pi6 and d = 0.7
Note that in a physical sense, such a reduction in the winding coupling can be caused by factors
such as a less compact winding technique (stray flux increases) or an extended core gap (magnetising
inductance decreases) recognising that a minimum airgap is essential to manage dc flux generation
caused by the switching process of both transient and steady-state operation [113] [114] even if a DC
flux compensation technique is applied to such ZVS soft switched type converters suffering from a
volt-second bridge modulation mismatch [89].
Operating point OP3 in Fig. 3.8 predicts that the HB4 devices will be hard switching for T1 (under
the conditions listed), but will be soft switching for the reduced coupling factor transformer T3. The
experimental waveforms presented in Fig. 3.9 confirm this result, with the secondary current positive
at the negative HB4 transition in Fig. 3.9(a) with T1, and clearly negative at the same transition in
Fig. 3.9(b) with T3. Note that the secondary current waveform shown in Fig. 3.9 is the inverse of the
reference polarity secondary current.
Similarly, the distribution of leakage flux between the primary and secondary coils is influenced by
factors such as the compactness of the winding material (e.g. foil vs. round wire) and by the location
Imp. Lm(µH) Lσ,p(µH) L
′
σ,s(µH)
T1 312.6 49.6 39.9
T2 302.3 41.7 52.9
T3 101.5 46.1 34.3
T4 85.7 35.2 51.7
Table 3.1: Measured transformer impedances (T1-T4)
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Figure 3.11: Experimental validation of coupling
impact: δ = −pi3 and d = 1.3
of the individual coils in relation to the high permeability magnetic path (i.e. the core). In Figs. 3.10
and 3.11 a similar coupling factor is selected, however the ratio between primary and secondary coil’s
leakage inductances inverses, which shifts up/down the ZVS boundaries in favor to the converter bridge
that is connected to the lower leakage transformer coil. This results in an asymmetric ZVS region with
respect to the unity DC-DC voltage ratio (i.e. d =1). Thus, the ratio between the individual coil stray
inductances immediately correlates with the selected (physical) turns ratio. For operating condition
OP4, the experimental results shown in Fig. 3.11 again confirm the theoretical expectations of Fig.
3.10, which are that T3 operates very close to the ZVS boundary while T4 is comfortably in the ZVS
region.
3.4 Impact of Practical Switching Issues on ZVS Boundaries
The major practical switching issues that significantly impact ZVS operation of a DAB converter are
dead-time and device output capacitance. Dead-time is the delay between turn-OFF of the outgoing
active switch of a phase leg, and turn-ON of its matching incoming switch, which is required to avoid
the shoot-through current pulse through the phase leg that typically occurs if the phase leg devices
are simultaneously switched, because of unequal switching delays. Device capacitance influences the
rise/fall slew rate of the phase leg switched voltage when the phase leg changes state, with the overall
rise/fall time for a switching event being a complex interaction between device capacitance, DC bus
voltage magnitude and phase leg current.
Both effects can significantly change the real ZVS boundaries for a DAB away from their theoretical
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Figure 3.12: Impact of dead-time on the primary bridge output voltage
determination, particularly at high switching frequencies using wide band-gap devices where dead-time
can be a large proportion of the fundamental period. Hence their influence needs to be accommodated
by the analysis procedure if ZVS boundaries are to be accurately predicted for a physical DAB. While
this is very difficult to achieve using time domain analysis, the harmonic analysis strategy presented
here is readily adapted to include these practical influences, as will now be explained.
3.4.1 Dead-Time Influence on ZVS Transition
Ideally, and as assumed in (3.6), a ZVS transition occurs if the phase leg current is the correct polarity
to make the phase leg voltage immediately change state as its outgoing device turns OFF, i.e. a negative
phase leg current will cause an immediate negative-to-positive phase leg voltage transition as the low-side
device is turned OFF (this transition is of course clamped at +VDC by the high-side anti-parallel diode
becoming forward biased). In practice however, the phase leg current magnitude has to be sufficiently
larger than zero to avoid it crossing zero during the dead-time delay period ρDT and causing an erroneous
hard switching event [115], as shown in Fig. 3.12. In Fig. 3.12(a), it can be seen how the phase leg
current has become positive during the dead-time period after the low-side device has been turned OFF
and before the high-side device has been turned ON. This polarity change causes the phase leg voltage
transition to reverse back to −VDC, and partial hard switching then occurs when the high-side device
is eventually turned ON. In contrast, Fig. 3.12(b) shows the smooth successful ZVS transition that
occurs when the phase leg current at the moment of low-side device turn OFF, has sufficient magnitude
to remain negative during the entire dead-time period tDT. The unsuccessful ZVS event shown in Fig.
3.12(a) is quite undesirable in terms of device thermal stress and bridge controllability, both because
of the multiple switching transitions, and the diode reverse recovery loss caused by the hard switching
transition. In addition, dead-time causes PSSW modulation errors if a phase leg is operated outside
ZVS, which need to be compensated by the controller as discussed in [96] [98] [116] .
The harmonic ZVS analysis approach can be readily adapted to include the effect of dead-time by
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Figure 3.13: ZVS boundaries including the effect of dead-time
simply changing the angular time at which ZVS is required to occur, from (3.6) to
max
r
{ip(wswt = −α/2 + r · ρDTp)} ≤ 0 (HB1) (3.14a)
min
r
{ip(wswt = α/2 + r · ρDTp)} ≥ 0 (HB2) (3.14b)
max
r
{is(wswt = −β/2 + δ + r · ρDTs)} ≤ 0 (HB3) (3.14c)
min
r
{is(wswt = β/2 + δ + r · ρDTs)} ≥ 0 (HB4) (3.14d)
where ρDTp and ρDTs are the respective dead-time angles used for the primary bridge phase legs (HB1
and HB2) and the secondary bridge phase legs (HB3 and HB4), and r = [0 : 1] determines whether
or not dead-time is taken into account. Analytically, the condition from (3.14) can be conveniently
accommodated back into (3.6) substituting the resulting summation within the sine argument of (3.5),
i.e. mr · ρDTy + γmy,x, by a modified admittance matrix element phase angle γm,ry,x , to give
γm,rp,x = γ
m
p,x +mr · ρDTp x ∈ {p, s}
γm,rs,x = γ
m
s,x +mr · ρDTs
(3.15)
into (3.5), which allows the same 3-level modulation parameters α and β, phase shift angle δ and voltage
DC-DC conversion ratio d, to be used. The ZVS boundary condition of (3.7) then becomes (HB1 only
shown)
dDT
∣∣∣HB1
ZVS
≤ min
r

∞∑
n=1
Ymp,p
m
{
sin
(
γm,rp,p
)
cos (mα)− cos (γm,rp,p ) sin (mα)− sin (γm,rp,p ) }
2
∞∑
n=1
Ymp,s
m
sin
(
mβ
2
){
cos
(
γm,rp,s
)
cos
(
m[δ + α
2
]
)
+ sin
(
γm,rp,s
)
sin
(
m[δ + α
2
]
) }
 (3.16)
Fig. 3.13 shows how dead-time affects the ZVS regions for both 2-level and (primary bridge) 3-
level DAB operation, by skewing the primary bridge ZVS boundaries to the right when d > 1 and the
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secondary bridge ZVS boundaries to the left when d < 1. The consequence is a reduction in the available
ZVS regions for particular operating conditions, which has to be taken into account when analysing the
ZVS operating range of a DAB. Note also that the worst case of the conditions of “without dead-time”
(r = 0) and “with dead-time” (r = 1) must always be used to determine the ZVS boundaries, since
the phase leg current must have the correct (and same) polarity during the entire dead-time period to
successfully complete a ZVS transition.
3.4.2 Significant Device Output Capacitance
For semiconductor devices with a relatively large output capacitance, or if an external snubber capacitor
is added to “soften” the phase leg voltage slew rate, a minimum phase leg current magnitude is required
during the dead-time period to ensure a complete ZVS phase leg voltage transition to the other DC bus
before the incoming device is turned ON. If a phase leg is operated very close to its ZVS boundary as
determined by (3.14), the consequential small current magnitude at the start of the switching event may
cause the phase leg voltage to slew slowly during the dead-time period and cause an incomplete phase
leg voltage transition and thus a partial hard switching outcome. This is shown in Fig. 3.14(a) for HB1
(same for HB2) under 2-level modulation and power flow from primary to secondary (δ > 0), and in
Fig. 3.14(c) for power flow from secondary to primary (δ < 0). This influence of device capacitance
can be readily integrated into the harmonic analysis process by changing the ZVS limit conditions from
(3.14) to
max
r
{
ip(wswt = −α/2 + r · ρDTp)
} ≤ −∆ip (HB1) (3.17a)
min
r
{
ip(wswt = α/2 + r · ρDTp)
} ≥ ∆ip (HB2) (3.17b)
max
r
{is(wswt = −β/2 + δ + r · ρDTs)} ≤ −∆is (HB3) (3.17c)
min
r
{is(wswt = β/2 + δ + r · ρDTs)} ≥ ∆is (HB4) (3.17d)
where ∆ip and ∆is are the minimum (absolute) phase leg current magnitudes that must be maintained
during a dead-time period to inject sufficient charge into the phase leg device capacitances to reliably
achieve a ZVS bus-to-bus voltage transition.
For example, the requirement for the HB1 phase leg transition as shown in Fig. 3.14(b) is given
by Qp =
∫ 2Vp,DC
0
CHB1(v
∗
HB1)dv
∗
HB1 ≤ ∆ip · tDTp (note that this is a conservative estimate since the
charge delivered by the actual time varying ip(t) during the dead-time period will be greater than
∆ip · tDTp .) The total phase leg capacitance CHB1 has to be carefully determined, in particular for
a non-linear (voltage-variant) output capacitance [117]. Fig. 3.14(d) then illustrates the equivalent
requirement under negative power transfer conditions (δ < 0). Note also that a margin usually needs to
be added to ∆ip and ∆is to account for the change in Qp required as a function of the DC bus voltage
magnitude, and the fraction of ip(t) flowing through the out-going device that does not contribute to
device capacitor charge (e.g. IGBT tail current).
These two separate issues of maintaining the correct phase leg current polarity throughout the entire
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dead-time period to avoid a double voltage transition, and ensuring a minimum current magnitude to
guarantee that the device capacitances charge up to the opposite DC bus during this period, can now
be combined together into one mathematical expression. The effective practical ZVS operating range
then becomes
dDTdev
∣∣∣HB1
ZVS
≤ min
r

∞∑
n=1
[
Ymp,p
m
{
sin
(
γm,rp,p
)
cos (mα)− cos (γm,rp,p ) sin (mα)− sin (γm,rp,p ) }]− pi∆ip4Vp,DC
2
∞∑
n=1
Ymp,s
m
sin
(
mβ
2
){
cos
(
γm,rp,s
)
cos
(
m[δ + α
2
]
)
+ sin
(
γm,rp,s
)
sin
(
m[δ + α
2
]
) }
 (3.18a)
dDTdev
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2
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)
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(
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2
]
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 (3.18b)
dDTdev
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ZVS
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r

2
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n=1
[
Yms,p
m
sin
(
mα
2
){
− sin (γm,rs,p ) sin(m[δ − β2 ])+ cos (γm,rs,p ) cos(m[δ − β2 ])
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+ pi∆is
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m
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sin
(
γm,rs,s
)
cos (mβ)− cos (γm,rs,s ) sin (mβ)− sin (γm,rs,s ) }
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(3.18c)
dDTdev
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r
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(
mα
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− cos (γm,rs,p ) cos(m[δ + β2 ])
}]
+ pi∆is
4Vp,DC
∞∑
n=1
Yms,s
m
{
cos
(
γm,rs,s
)
sin (mβ) + sin
(
γm,rs,s
)
cos (mβ)− sin (γm,rs,s ) }

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Figure 3.14: Phase leg voltage transition of HB1 for different switched current magnitudes (sketch)
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3.5 Summary
This chapter presented a new theoretical approach to analytically determine the ZVS boundary con-
ditions of a single phase DAB, by harmonic decomposition of the bridge output voltage patterns and
the usage of a generic two-port AC link network. This approach has then been applied to accurately
investigate the ZVS boundaries for any particular DAB design and operating context, by identifying
the precise relationship between the modulation angles and the bridge DC bus voltage levels. Numer-
ical integration is used to illustrate how complex bridge coupling networks, non-ideal switching effects
and 3-level PSSW bridge modulation influence the ZVS boundary conditions. Appendix A shows how
the presented theory can be applied in a reverse-type manner to precisely estimate the AC coupling
impedance parameters during converter operation.
4 Determination of Zero Voltage Switching (ZVS)
Regions For Three-Phase DAB 1
This chapter now determines the ZVS boundary conditions of a three-phase DAB under all operating
conditions using harmonic analysis. Similarly to the single phase DAB approach in Chapter 3, the
analysis of the balanced three-phase DAB system begins by expressing the two-level phase leg switching
waveforms for each three-phase bridge as a summation of harmonics that vary according to the primary
and secondary bridge DC bus voltages and the Phase Shifted Square Wave (PSSW) displacement angle
between the bridges.
However, practical three-phase transformers are commonly designed with three or five core legs.
Typically, the geometry causes unbalanced leakage impedances, since the mutual and leakage flux re-
lationship generated by one pair of phase coils differs compared to the others [93]. By extending the
harmonic analysis strategy particularly for a three-phase DAB, the effect of these unbalanced leakage
impedances can be analytically determined and hence allowed for in the converter design process.
Since the two-level phase leg switching harmonics are referenced to the virtual neutral point of the
three-phase coupling impedance network, the inter-bridge current for each phase can be independently
solved analytically at each harmonic frequency using an equivalent single phase circuit. These individ-
ual harmonic current components can then be summed up again and the resultant overall current is
evaluated to determine its zero crossing point, and hence whether ZVS is occurring for any particular
DC bus operating voltage and PSSW phase shift angle δ. Complex and non-ideal three-phase coupling
impedances can be easily accommodated within the analysis approach, as well as the change in switch-
ing transition sequence that occurs between the primary and secondary bridges at a phase shift angle
of +/- 60◦. Furthermore, the approach can be applied to the problem of determining each phase leg’s
ZVS condition for unbalanced transformer impedances caused by asymmetric location of the windings
in relation to the high permeability magnetic path (i.e. the transformer core).
Fig. 4.1(a) shows the general structure of a three-phase DAB topology, where the primary and
1Material in this chapter was first published in:
J. Riedel, C. Teixeira, D. G. Holmes, and B. P. McGrath, ”Identication of zvs soft switching boundaries for three-phase
dual active bridge converters using harmonic analysis,” in Power Electronics and Applications (EPE’15 ECCE-Europe),
2015 17th European Conference on, pp. 1-10, Sept 2015.
J. Riedel, D. G. Holmes, B. P. McGrath, and C. Teixeira, ”Zvs soft switching boundaries for dual active bridge dc-dc
converters using frequency domain analysis,” IEEE Transactions on Power Electronics, vol. 32, pp. 3166-3179, April 2017.
C. Teixeira J. Riedel, D. G. Holmes, and B. P. McGrath, ”Extended soft switching operation of three-phase dual active
bridge converters with unbalanced transformer impedances,” (SPEC 2016)
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Figure 4.1: Three-Phase DAB
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secondary side converters are now connected via a general three-port admittance [Y ]. An exemplar
three-phase DAB coupling network is presented in Fig. 4.1(b), consisting of a high frequency three-
winding transformer with primary and secondary series resistances and leakage inductances, and a
central magnetising inductance. The three-phase legs of each bridge are switched with symmetrical
120◦ displacement, to generate a six-step output voltage pattern shown in Fig. 4.1(c). As with a
single phase DAB, these patterns are then displaced by δ to control the power transfer between the
two bridges. Note that the symmetrical three-phase DAB switching pattern constrains the control of a
basic three-phase DAB to a single control variable, unless a variable switch ON-state duty cycle (not
constrained to 50%) is used as is well known from Pulse Width Modulation (PWM) theory [118] - [121].
4.1 Balanced Three-Phase Coupling Impedances
4.1.1 Fundamentals
For a three-phase DAB topology, the secondary bridge modulation is displaced by a phase angle δ from
the primary bridge for each corresponding phase z (z ∈ {1, 2, 3}). Hence the bridge phase leg harmonic
voltages can now be expressed as follows:
vpz (t) =
4Vp,DC
pi
N∑
n=1
1
m
sin {m[wswt− (z − 1) · 2pi/3]}
vsz (t) =
4Vs,DC
pi
N∑
n=1
1
m
sin {m[wswt− (z − 1) · 2pi/3− δ]}
(4.1)
At each harmonic frequency, the bridge voltage components form either a positive (m = 1, 7, 13 ...),
negative (m = 5, 11, 17 ...) or zero sequence (m = 3, 9, 15 ...) balanced set of three-phase voltages.
Since there is no fourth wire connection to the coupling impedance network from either bridge, the zero
sequence (triplen) harmonic component sets cannot contribute to any current flow from either bridge,
and hence can be discarded from (4.1) to result in the voltage pattern shown in Fig. 4.1(c). The
remaining positive and negative sequence harmonic sets feed into the general three-phase network that
couples between the two bridges. If this network is balanced, as shown in Fig. 4.1(b), each harmonic set
can be analysed as a single phase equivalent circuit to determine the current flowing between the bridges
at that harmonic frequency. These currents can then be summed to determine the overall inter-bridge
current, which in turn can be analysed to find the ZVS conditions. Hence, the relationship between
the primary and secondary bridge voltages and currents at each non-triplen harmonic frequency can be
expressed using the generalised single phase two-port network relationship of
imp (t)
ims (t)
 =
ymp,p(t) ymp,s(t)
yms,p(t) y
m
s,s(t)

vmp (t)
vms (t)
 ∣∣∣∣∣
(m6=triplen)
(4.2)
where ymp,p(t), y
m
s,s(t), y
m
p,s(t), y
m
s,p(t) are the self and mutual admittances at each harmonic frequency m
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that couple the primary and secondary bridges. Substituting from (4.2), these (single phase equivalent)
harmonic relationships can be alternatively expressed as a steady state phasor solution for each harmonic
frequency, viz
Imp ∠θmp
Ims ∠θms
 =
Y mp,p∠γmp,p Y mp,s∠γmp,s
Y ms,p∠γms,p Y ms,s∠γms,s

 4Vp,DCpi 1m∠0
4dVp,DC
pi
1
m∠−mδ
 ∣∣∣∣∣
(m6=triplen)
(4.3)
From this solution, the ZVS boundaries for the primary and secondary bridges can then be deter-
mined as follows:
d|ZVSp ≤
−
∞∑
n=1
m 6=triplen
Ymp,p
m
{
sin
(
γmp,p
)}
∞∑
n=1
m 6=triplen
Ymp,s
m
{
sin
(
γmp,s
)
cos (mδ)− cos (γmp,s) sin (mδ)} (4.4a)
d|ZVSs ≥
−
∞∑
n=1
m 6=triplen
Yms,p
m
{
sin
(
γms,p
)
cos (mδ) + cos
(
γms,p
)
sin (mδ)
}
∞∑
n=1
m 6=triplen
Yms,s
m
{
sin
(
γms,s
)} (4.4b)
For an ideal linear coupling inductance, these ZVS limits then become
d|ZVSp =
1
d|ZVSs
≤
∞∑
n=1
m6=triplen
1
m2
∞∑
n=1
m6=triplen
cos(mδ)
m2
(4.5)
Unfortunately in this form, (4.5) is not analytically solvable because of the explicit exclusion of the
triplen harmonics, which creates a non-continuous summation series. However, it can be restated using
continuous summation expressions and then solved taking into account periodicity and absolute value
considerations for the two regions of |δ| between (0 to pi3 ) and (pi3 to pi2 ), to give
d|ZVSp =
1
d|ZVSs
≤
2
∞∑
n=1
1−cos(m 2pi3 )
m2
∞∑
n=1
2 cos{mδ}−cos{m[ 2pi3 +δ]}−cos{m[ 2pi3 −δ]}
m2
=

1
1− 3|δ|
2pi
for |δ| ≤ pi
3
1
3
2
− 3|δ|
pi
for pi
3
< |δ| ≤ pi
2
(4.6)
Eqn. (4.6) exactly matches the results previously reported in [1].
4.1.2 Single Phase vs. Three-Phase
Fig. 4.2 illustrates how the ZVS boundary conditions vary for an ideal inductively coupled single phase
and three-phase DAB with d and the PSSW phase shift angle δ for both the closed form analytical
solution and using a summation of harmonics. Fig. 4.2(a) shows the primary and secondary bridge ZVS
boundaries for a single phase DAB with d as a function of δ, starting with the fundamental component
CHAPTER 4. DETERMINATION OF ZVS REGIONS (TRHEE-PHASE DAB) 45
−1.5 −1 −0.5 0 0.5 1
0
0.5
1
1.5
2
2.5
1.5
(a) Single phase DAB
−1.5 −1 −0.5 0 0.5 1 1.50
0.5
1
1.5
2
2.5
(b) Three-phase DAB
Figure 4.2: ZVS boundaries for different N
only (N = 1) and then with an increasing number of harmonics. The ZVS boundary curves clearly
asymptote to the exact solutions of (3.11) as more harmonics are taken into account. From Fig. 4.2(b),
it can be seen how the missing contribution of the triplen harmonics (n = 2, 5, etc. leading to m = 3,
9, etc.) reduces the ZVS range of a three-phase DAB compared to its single phase counterpart in the
control range of |δ| ≤ 60◦.
The number of harmonics that need to be considered to achieve a given ZVS accuracy can also be
seen in Fig. 4.2. For a single phase DAB, as |δ| heads towards pi/2, selecting only N = 2 is sufficient to
achieve an acceptable result. However at lower values of |δ|, more higher order harmonics need to be
considered. For a three-phase DAB, the lack of triplen harmonic influence means that even N = 1 still
gives an acceptable ZVS prediction for higher values of |δ|. However, once again additional harmonics
need to be taken into account as |δ| reduces. Note that the controllable operating range of δ is always
practically limited from -pi/2 to pi/2 since these limits typically define the peak power flow boundaries.
4.1.3 ZVS Analysis for Non-Ideal AC Coupling Impedances
The ZVS analysis strategy for a balanced three-phase DAB system has been verified by matching
theoretical, simulation and experimental investigations using balanced three-phase coupling networks
that were built using individual coupled inductors (to minimise cross-coupling effects for simplicity)
with a unity turns ratio.
Since the magnetising inductance of these coupled inductors is relatively large (as described in
Chapter 9), they can be adequately modeled as a balanced RL impedance. The admittance matrix
Imp. L(µH) R(Ω)
T1 252 1.2
T2 292 3.9
Table 4.1: Transformer series impedances (balanced three-phase DAB)
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elements follow (3.13) and the ZVS boundaries reduce to
d|ZVSp ≤=
∞∑
n=1
1
m
{sin(γmp,p)}
∞∑
n=1
1
m
{sin(γmp,p) cos(mδ)− cos(γmp,p) sin(mδ)}
∣∣∣∣∣
(m 6=triplen)
(4.7a)
d|ZVSs ≥=
∞∑
n=1
1
m
{sin(γmp,p) cos(mδ) + cos(γmp,p) sin(mδ)}
∞∑
n=1
1
m
{sin(γmp,p)}
∣∣∣∣∣
(m 6=triplen)
(4.7b)
Two impedance variations were considered, just the transformer alone (T1) with its internal AC
winding resistance and leakage inductance, and a higher resistive alternative impedance (T2) where an
additional (essentially resistive) impedance was added in series with the primary side winding. Table 4.1
lists the impedances of these two alternative coupling impedances T1 and T2. The switching frequency
is 5 kHz (limited by the available experimental three-phase bridge).
Fig. 4.3(a) shows the effect of AC series resistance on the ZVS boundaries for these systems over
the displacement angle δ. It can be derived that an increasingly resistive coupling impedance offsets
the boundary conditions within which ZVS can occur - towards a lower DC bus ratio for positive power
flow from the primary to secondary bridge (positive δ), and towards a higher DC bus voltage ratio for
positive power flow from the secondary to primary bridge (negative δ), as already observed for the single
phase DAB previously. Hence for example, at a DC bus voltage ratio d of 0.55 with positive power flow
from primary to secondary, the secondary bridge will be operating in hard switching with T1, while it
will still be operating with ZVS when T2 (higher resistance) is used. As shown in Fig. 4.3(a), since
these offsets diverge depending on the direction of δ, they significantly constrain the DC bus voltage
ratio conditions under which a single DAB system can operate in ZVS for both positive and negative
values of δ.
Figs. 4.3(b) and 4.3(c) confirm this analysis with matching simulation and experimental results for
T1 and T2. The figures show the primary and secondary bridge switched voltages and the primary
phase 1 current. Recalling that the secondary phase current polarity is opposite to the primary phase
polarity (for the case of an infinite magnetising inductance), Fig. 4.3(b) confirms that the secondary
bridge operates in hard switching for d = 0.55 and δ = pi/6 with T1, but returns to soft switching con-
ditions when T2 is substituted. Fig. 4.3(c) presents matching experimental results for this condition,
with a 100 V primary DC bus voltage and a 55 V secondary DC bus voltage. Note that slight deviations
in the current waveforms between the simulation and experimental results are caused by the frequency
dependence of the physical transformer parameters and its actual finite transformer magnetising induc-
tance (neglected in the simulation). These second order effects show the sensitivity of determining ZVS
boundary conditions for more complex impedances.
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Figure 4.3: Secondary bridge ZVS for RL impedance and 2-level PSSW
4.2 Unbalanced Three-Phase Coupling Impedances
4.2.1 Fundamentals
To begin the analysis of unbalanced three-phase transformers, a fourth wire (virtual) neutral connection
is added to both the primary and secondary sides in Fig. 4.1(b) to connect the transformer ’Y’ star
point voltages back to their respective DC link midpoint voltages. Fig. 4.4(a) presents a simplified
representation of this arrangement, where the ideal three-phase coupling transformer has been eliminated
because the mmf balance between the two sets of windings means that the two DC link midpoint
voltages can be directly linked (with appropriate scaling of the secondary bridge voltages and currents
for the transformer turns ratio) and the magnetising impedances shown in Fig. 4.1(b) are neglected for
(a) Virtual neutral wire (b) Current source representation
Figure 4.4: Analysis approach for unbalanced DAB phase currents
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simplicity of the analysis. This connection makes the phase currents impx,n at each harmonic frequency
m independent of each other and can be defined as follows:
impz,n = y
m
pz (t){vmpz (t)− vmsz (t)}, z ∈ {1, 2, 3} (4.8)
where ymp1(t), y
m
p2(t), y
m
p3(t) are the unbalanced coupling impedances for each of the three phases. Note
that (virtual) triplen harmonic currents can now flow in each phase current. Of course this connection
also creates return harmonic current components through the neutral path given by
imn (t) = i
m
p1,n(t) + i
m
p2,n(t) + i
m
p3,n(t)
= ymp1(t){vmp1(t)− vms1(t)}+ ymp2(t){vmp2(t)− vms2(t)}+ ymp3(t){vmp3(t)− vms3(t)}
(4.9)
An equal and opposite neutral compensating current -imn is now injected into the three-phase system
at each harmonic frequency m as shown in Fig. 4.4(b), which cancels the (virtual) neutral current
created by the additional fourth wire neutral connection. This compensating current flows through each
of the phase coupling impedances according to Kirchoff’s current divider rule to give

im1,n(t)
im2,n(t)
im3,n(t)
 =

yp1m(t)
ymp,tot(t)
yp2m(t)
ymp,tot(t)
yp3m(t)
ymp,tot(t)

[
−imn (t)
]
= −

(ymp1
(t))2
ymp,tot(t)
ymp1
(t)·ymp2 (t)
ymp,tot(t)
ymp1
(t)·ymp3 (t)
ymp,tot(t)
ymp2
(t)·ymp1 (t)
ymp,tot(t)
(ymp2
(t))2
ymp,tot(t)
ymp2
(t)·ymp3 (t)
ymp,tot(t)
ymp3
(t)·ymp1 (t)
ymp,tot(t)
ymp3
(t)·ymp2 (t)
ymp,tot(t)
(ymp3
(t))2
ymp,tot(t)


vmp1(t)-v
m
s1(t)
vmp2(t)-v
m
s2(t)
vmp3(t)-v
m
s3(t)
 (4.10)
where ymp,tot(t) = y
m
p1(t) + y
m
p2(t) + y
m
p3(t). Using superposition to sum (4.8) and (4.10) and converting
them to their equivalent phasor form in same way as was done for the balanced system analysis gives
the actual phase currents of

Imp1∠θmp1
Imp2∠θmp2
Imp3∠θmp3
 =

Imp1,n∠θmp1,n + Im1,n∠θm1,n
Imp2,n∠θmp2,n + Im2,n∠θm2,n
Imp3,n∠θmp3,n + Im3,n∠θm3,n
 =

Y mp11∠γmp11 Y mp12∠γmp12 Y mp13∠γmp13
Y mp21∠γmp21 Y mp22∠γmp22 Y mp23∠γmp23
Y mp31∠γmp31 Y mp32∠γmp32 Y mp33∠γmp33


V mp1∠ϑmp1 -V ms1 ∠ϑms1
V mp2∠ϑmp2 -V ms2 ∠ϑms2
V mp3∠ϑmp3 -V ms3 ∠ϑms3
 (4.11)
where
Y mpzz∠γ
m
pzz = Y
m
pz∠γ
m
pz
(
1− Y
m
pz∠γmpz
Y mptot∠γmptot
)
Y mpzy∠γ
m
pzy = −
Y mpz∠γmpz · Y mpy∠γmpy
Y mptot∠γmptot
∀ z, y ∈ {1, 2, 3}, z 6= y
(4.12)
and
Y mptot∠γ
m
ptot =
3∑
z=1
Y mpz∠γ
m
pz Y
m
pz∠γ
m
pz =
1
Rz + jmwswLz
(4.13)
If the two bridges are now modulated with balanced square wave modulation according to (4.1), the
time varying form of the phase currents will not be balanced, and ZVS for each of the three phases
will not occur at the same values of d and δ. Hence the ZVS region for the overall converter will
be reduced to that of the first phase current to reach its ZVS boundary irrespective of the switching
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conditions of the other two phases, and this will constrain the ZVS operation range of the DAB. Also
note that hard switching of one phase leg only inevitably creates a phase shift deviation of this inverter
leg output voltage with respect to the other (soft switched) inverter legs, which may further unbalance
the switching conditions.
To address this limitation, the primary and secondary bridge switched voltages are now deliberately
phase shifted away from their previous symmetric 120◦ displacement, to compensate for the unbalanced
coupling impedances as illustrated by Fig. 4.5. Under these conditions, the bridge voltages are defined
in time domain by the following series of harmonic voltage component summations:
vp1(t) =
4Vp,DC
pi
N∑
n=1
1
m
sin {m[wswt]} vs1(t) =
4Vs,DC
pi
N∑
n=1
1
m
sin {m[wswt− δ]}
vp2(t) =
4Vp,DC
pi
N∑
n=1
1
m
sin {m[wswt− 2pi/3− νp2]} vs2(t) =
4Vs,DC
pi
N∑
n=1
1
m
sin {m[wswt− 2pi/3− δ − νs2]}
vp3(t) =
4Vp,DC
pi
N∑
n=1
1
m
sin {m[wswt− 4pi/3− νp3]} vs3(t) =
4Vs,DC
pi
N∑
n=1
1
m
sin {m[wswt− 4pi/3− δ − νs3]}
(4.14)
where νp2, νp3, νs2, νs3 are the additional arbitrary selected compensation angles that have been intro-
duced to modify the primary and secondary bridge switched voltages to compensate for the unbalanced
coupling impedances. As can be seen from the equations, only the phase shift between the bridge phase
legs of phase 1 (set as reference) remains δ, while the absolute phase shifts between the bridge legs of
phase 2 and phase 3 can be larger or lower than δ. It is also commented that the triplen harmonic
contribution in (4.14) is not zero any further and must now to be taken into account when determining
the ZVS boundary conditions.
Using the same approach as for the balanced impedance system, (4.14) can now be converted into
phasor form and substituted into (4.11) to create deterministic phasor expressions for the current flowing
in each phase at each harmonic frequency m. These phasor expressions can then be converted back into
time domain form and summed to achieve an overall time domain form for each phase current of (phase
1 of the primary bridge only shown)
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Figure 4.5: ZVS compensation angles for unbalanced three-phase DAB
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ip1(wswt) = −is1(wswt) =
∞∑
n=1
imp1(wswt) =
4Vp,DC
pi
∞∑
n=1
1
m
×
Y mp11 sin
(
m[wswt] + γ
m
p11
)
+ Y mp12 sin
(
m[wswt− 2pi3 − νp2] + γmp12
)
+
Y mp13 sin
(
m[wswt− 4pi3 − νp3] + γmp13
)− d{Y mp11 sin (m[wswt− δ] + γmp11)+
Y mp12 sin
(
m[wswt− 2pi3 − δ − νs2] + γmp12
)
+ Y mp13 sin
(
m[wswt− 4pi3 − δ − νs3] + γmp13
)}

(4.15)
ZVS now occurs for each phase of the primary and secondary bridges when
ip1(wswt = 0) ≤ 0 ip2(wswt = 2pi/3 + νp2) ≤ 0 ip3(wswt = 4pi/3 + νp3) ≤ 0
and is1(wswt = δ) ≤ 0 is2(wswt = 2pi/3 + δ + νs2) ≤ 0 is3(wswt = 4pi/3 + δ + νs3) ≤ 0
(4.16)
Substituting the first term of (4.16) into (4.15) therefore identifies the primary bridge ZVS boundary
for the exemplar primary bridge phase leg 1 as
d|ZVSp1 ≤
∞∑
n=1
1
m
 Y
m
p11 sin
(
γmp11
)
+ Y mp12 sin
(
γmp12 −m[ 2pi3 + νp2]
)
+Y mp13 sin
(
γmp13 −m[ 4pi3 + νp3]
)

∞∑
n=1
1
m
 Y
m
p11 sin
(
γmp11 −mδ
)
+ Y mp12 sin
(
γmp12 −m[ 2pi3 + δ + νs2]
)
+Y mp13 sin
(
γmp13 −m[ 4pi3 + δ + νs3]
)

(4.17)
Similarly, the ZVS boundary for the exemplar secondary bridge phase leg 3 of the secondary bridge
is given by
d|ZVSs3 ≥
∞∑
n=1
1
m
 Y
m
p31 sin
(
γmp31 +m[
4pi
3 + δ + νs3]
)
+ Y mp32 sin
(
γmp32 +m[
2pi
3 + δ + νs3 − νp2]
)
+Y mp33 sin
(
γmp33 +m[δ + νs3 − νp3]
)

∞∑
n=1
1
m
 Y
m
p31 sin
(
γmp31 +m[
4pi
3 + νs3]
)
+ Y mp32 sin
(
γmp32 +m[
2pi
3 + νs3 − νs2]
)
+Y mp33 sin
(
γmp33
)

(4.18)
Note that the other phase leg ZVS boundary conditions follow equivalently.
4.2.2 Symmetrical Modulation
An example three-phase DAB converter switching at 5 kHz with total transformer leakage inductances
of L1 = L3 = 250 µH, L2 = 0.6L1 and negligibly small AC resistances (R1 = R2 = R3 = 0.1 Ω) is now
used to illustrate the impact of impedance unbalance on the converter ZVS boundaries. Under these
impedance conditions, Fig. 4.6(a) shows the primary (upper) and secondary (lower) ZVS boundaries
for the three phase legs of each bridge as the PSSW displacement angle δ varies, with symmetric three-
phase switched voltages for each bridge (i.e νp2 = νp3 = νs2 = νs3 = 0). For power transfer from
primary-to-secondary (δ > 0) and d > 1, the ZVS boundary of primary bridge phase leg 1 (d|ZVSp1)
moves down while the ZVS boundary of primary bridge phase leg 3 (d|ZVSp3) moves up as the leakage
inductance on phase leg 2 is progressively decreased with respect to the other two phases (note that
the opposite happens for a secondary-to-primary power transfer, i.e. δ < 0). Hence, for operation with
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Figure 4.6: Symmetric Modulation of unbalanced three-phase DAB (νp2 = 0, νp3 = 0 rad)
an unbalanced three-phase transformer impedance, for δ > 0 and d > 1, the ZVS region for the overall
converter is constrained to the d|ZVSp1 boundary, irrespective of the switching conditions of the other
two phases. A similar response occurs for the d|ZVSp3 boundary when power transfers in the reverse
direction.
Similar ZVS restrictions occur for the secondary bridge when the converter operates at d < 1.
For δ > 0, the ZVS boundary of secondary bridge phase leg 1 (d|ZVSs1) moves down while the ZVS
boundary of secondary bridge phase leg 3 (d|ZVSs3) moves up as the leakage inductance on phase leg 2
is progressively decreased with respect to the other two phases (the opposite happens for δ < 0). Hence,
for operation with an unbalanced three-phase transformer impedance, for δ > 0 and d < 1, the ZVS
region for the overall converter is constrained to the d|ZVSs3 boundary, irrespective of the switching
conditions of the other two phases. A similar response occurs for the d|ZVSs1 boundary when power
transfers in the reverse direction.
To have a more specific example, the harmonic solution predicts that when δ = pi6 , the secondary
bridge third phase leg limits the ZVS switching range to d = 0.83 as shown in Fig. 4.6(a). Using a
simulation environment (primary DC bus voltage: 100 V), Fig. 4.6(b) shows the simulated phase current
waveforms and the secondary bridge (top-side) gate signals for a further reduced DC-DC conversion ratio
of d = 0.74 with a primary-side DC bus voltage of 100 V. Since all secondary bridge currents have to be
negative to ensure ZVS, the third phase of the secondary bridge is clearly operating outside ZVS because
is,3(t) = -ip,3(t) is positive for the negative-to-positive voltage transition of this phase leg. In contrast,
as also predicted by the analysis solution in Fig. 4.6(a), the other two secondary bridge phase currents
are negative (or zero) and hence these phase legs are operating within ZVS at this phase displacement
angle and bridge voltage ratio.
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Figure 4.7: Effect of primary bridge compensation angles on primary bridge ZVS limits over δ for
balanced three-phase inductive impedance and d > 1
4.2.3 Asymmetrical Modulation
The four additional compensation angles νp2, νp3, νs2, νs3 can now be used as independent degrees of
freedom to dynamically compensate for the effect of three-phase unbalanced interconnecting impedances.
Fig. 4.7 exemplarily illustrates the individual influence of the selected compensation angles νp2 and
νp3 (steps of
+− 0.2 rad, νs2 = νs3 = 0) on the three primary bridge ZVS boundaries for d > 1 and a
balanced three-phase transformer impedance. From Fig. 4.7(a), for δ > 0, primary bridge phase leg
1 is the most limiting for ZVS operation, and νp2 > 0 and/or νp3 < 0 can be used to alleviate this
limitation. For δ < 0, ZVS is mostly limited by the primary bridge phase leg 3, and νp2 < 0 and/or
νp3 > 0 are capable of extending the ZVS operation. Fig. 4.8 illustrates the individual influence of
the compensation angles νs2 and νs3 (νp2 = νp3 = 0)on the three secondary bridge ZVS boundaries for
d < 1 and a balanced three-phase transformer impedance. From Fig. 4.8(a), for δ > 0, secondary bridge
phase leg 3 is the most limiting for ZVS operation, and νs2 < 0 and/or νs3 > 0 contribute to mitigate
this limitation. For δ < 0, ZVS is mostly limited by the primary bridge phase leg 1, and νs2 > 0 and/or
νs3 < 0 can be used to extend the ZVS operation.
As for the previous example, when the symmetric three-phase primary bridge output voltages are
now intentionally unbalanced by applying νp2 = 0.044 rad and νp3 = -0.150 rad, the ZVS conditions for
the secondary bridge can be exactly matched at δ = pi6 to achieve ZVS soft switching for a minimum
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Figure 4.8: Effect of secondary bridge compensation angles on secondary bridge ZVS limits over δ for
balanced three-phase inductive impedance and d < 1
conversion ratio of d = 0.74 as shown in Fig. 4.9(a). The simulated current waveforms are shown in Fig.
4.9(b), where, as predicted by the analytical model, all phase legs of the secondary bridge are now soft
switched since all phase currents reach zero (the theoretical ZVS boundary) at the negative-to-positive
phase leg voltage transition (i.e. turn-ON of the high side devices). It should also be noted in Fig.
4.9(b) that the peak current amplitudes and average power transfer per phase are now (implicitly) more
balanced, which is an additional side benefit of the asymmetrical voltage switching of each phase leg.
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Figure 4.9: Asymmetric Modulation of unbalanced three-phase DAB (νp2 = 0.044, νp3 = -0.150 rad)
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Figure 4.10: Dynamic adaption of secondary bridge ZVS boundaries for unbalanced three-phase DAB
Applying these principles to an application example with operating conditions close to the previous
simulation example (primary DC bus voltage: 100 V, operating frequency: 5 kHz), Fig. 4.10 now
illustrates how the phase angle νs3 alone can be used to shape the secondary bridge boundaries to
extend the overall converter ZVS range for δ > 0 with a required minimum conversion ratio of d = 0.81.
For a specific balanced three-phase and non-ideal resistive transformer impedance (parameters: L1 =
L2 = L3 = 250 µH and R1 = R2 = R3 = 1.2 Ω), Fig. 4.10(a) shows that the minimum (main)
displacement angle for ZVS operation is δ = 0.31 rad, while from Fig. 4.10(b), for a given unbalanced
three-phase transformer (parameters: L1 = L3 = 250 µH, L2 = 0.6L1, R1 = R3 = 1.2 Ω, R2 = 0.67R3)
using symmetrical modulation, complete ZVS operation is only possible for δ ≥ 0.425 rad. However, by
intentionally implementing an asymmetrical converter modulation pattern with νs3 set according to the
characteristic shown in Fig. 4.10(b), the same ZVS range capability as for the DAB with a balanced
three-phase coupling impedance can also be achieved for the unbalanced impedance scenario.
These theoretical concepts have been experimentally verified using balanced and unbalanced three-
phase coupling impedances constructed with individual coupled-inductors with a unity turns ratio.
Impedance unbalance was implemented by reducing the number of turns on both windings of the phase
2 coupled-inductor by about one third. The DAB converter was operated with a voltage ratio d =
0.81 and phase shifts δ = {0.32, 0.373, 0.425} rad, with the compensation angle νs3 adjusted manually.
Fig. 4.11(a) shows experimental secondary bridge phase currents and switched phase leg voltages (with
respect to the secondary-side negative DC bus rail) for a balanced three-phase coupling impedance, a
symmetrical modulation pattern and a phase shift angle of δ = 0.32 rad. From Fig. 4.11(a), despite the
small practical three-phase impedance unbalance, all three phases operate in ZVS (i.e. ip1 = −is1 > 0
during a positive transition in vs1−0 , and same outcomes for phases 2 and 3).
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Figure 4.11: Experimental waveforms of three-phase DAB currents and secondary bridge output-to-
negative-DC-bus voltages for symmetrical modulation
Fig. 4.11(b) presents matching experimental results for the introduced unbalanced three-phase
transformer impedance where the converter is again modulated with the same symmetrical PSSW
modulation pattern. Under these conditions, phases 1 and 2 operate in ZVS (i.e. −is1 > 0 for a positive
vs1−0 transition and −is2 > 0 for a positive vs2−0 transition). However, as anticipated from Fig. 4.10(b),
phase leg 3 becomes hard switched (−is3 < 0 for a rising vs3−0 transition).
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Figure 4.12: Experimental waveforms of three-phase DAB currents for unbalanced three-phase
impedance and asymmetrical modulation
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Fig. 4.12 presents further experimental results for the same unbalanced three-phase coupling impedance,
where the converter is now modulated with an asymmetrical pattern. Fig. 4.12(a) shows experimental
phase currents for operation with angles δ = 0.32 rad, νs3 = 0.09 rad (i.e. operating point OP1 from
Fig. 4.10(b)). Under those conditions, secondary bridge phase leg 3 now operates just within the ZVS
boundary range (i.e. −is3 > 0 for a positive vs3−0 transition), while phase legs 1 and 2 comfortably
operate with ZVS. From Fig. 4.12(b), for a larger power transfer at phase shift δ = 0.37 rad, angle νs3
is now set to 0.045 rad (OP2 in Fig. 3.10(b)) to again allow all converter phase legs to operate with
ZVS. Finally, from Fig. 4.12(c), for a further increase in power transfer with δ = 0.425 rad, phase angle
νs3 can be set back to zero (OP3 in Fig. 4.10(b)) since secondary bridge phase 3 no longer limits ZVS
operation under symmetrical modulation.
4.3 Summary
This chapter has shown how to extend the ZVS boundary analysis from Chapter 3 into a similar solution
expression for a balanced three-phase DAB, by excluson of triplen harmonics. These results can again
be used to accurately determine the ZVS boundaries for any particular DAB design and operating
context, where numerical integration has been used to illustrate how complex bridge coupling networks
influence the ZVS boundary conditions. For an unbalanced three-phase DAB transformer, the available
overlaping ZVS region across the three phase legs of each bridge has been illustrated to shrink since
the boundary conditions for each phase leg now differ. In this context, it has also been shown how
asymmetric three-phase modulation patterns can be used to regain ZVS operating range.
5 Maintaining Continuous ZVS Operation by Ad-
vanced Transformer Design and Adaptive 3-Level
Modulation 1
It is well known that to maintain high conversion efficiency, a DAB should preferably operate under soft
switching conditions across its entire operating range. Indeed, promising switching technologies such as
super-junction FET [122] or wide bandgap devices such as GaN [30], which have an outstanding ZVS
soft switching performance, cannot be utilized at their best capability unless ZVS conditions can be
guaranteed under all steady-state operating conditions. Furthermore, since the controllability of a DAB
is adversely affected by the transition from ZVS to hard switching when dead-time is significant [96]
[98] [116], it is desirable to avoid this transition from a control perspective.
A DAB is typically controlled using 2-level Phase Shifted Square Wave (PSSW) modulation [1].
However, to extend the ZVS capability of a DAB across a wider range of DC-DC bus voltage ratios,
3-level PSSW modulation can be used to create a variable volt-second bridge output [35] [37]. Various
strategies such as dual phase shift modulation [36], triple phase shift control [38], triangular/trapezoidal
modulation [39] and hybrid modulation [43] have been proposed to achieve this result, essentially using
the same three degrees of control freedom of primary and secondary bridge duty cycles, and the phase
shift between the two bridge switched voltage outputs. However, independent of the modulation scheme
used, second-order switching device non-idealities such as dead-time and device capacitances prevent
continuous ZVS operation being achieved across some parts of the DAB target operating range if the
magnetising current is not explicitly included into the design process, leading to a simplified series in-
ductance modeling technique [50] [56] [57] [58] [104]. Irrespective of the size of this transformer leakage
(and/or externally added) inductance, hard switching always occurs when the primary and secondary
bridge phase leg transitions overlap, unless additional circulating current is created by including addi-
tional AC link components [60] [123] [124] or other auxiliary hardware circuits [125] that tend to reduce
the DAB power density.
The frequency domain analysis presented in Chapter 3 has identified precise ZVS boundary condi-
1Material in this chapter was first published in:
J. Riedel, D. G. Holmes, C. Teixeira, and B. P. McGrath, ”Wide range zvs operation of dual active bridge dc-dc converters
using adaptive modulation and low coupling factor transformers,” in 2016 18th European Conference on Power Electronics
and Applications (EPE’16 ECCE Europe), pp. 1-12, Sept 2016.
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Figure 5.1: Single Phase DAB topology and HF transformer circuit model
tions of a DAB under all operating conditions, including the use of 3-level PSSW modulation, complex
coupling impedances [126] and taking into account the major switching non-idealities of phase leg dead-
time and device capacitances. This chapter now uses this approach to determine the DAB transformer
parameters that allow a DAB to continuously operate in ZVS under all designed operating conditions.
The work begins by identifying the inevitable hard switching regions that occur for a DAB using a con-
ventional AC link series impedance analysis approach when dead-time and device capacitance are taken
into account [110]. Previous work [39] has already identified how an increased transformer magnetising
current can increase the ZVS region of a DAB. Harmonic analysis is then used to determine the AC link
transformer parameters of magnetising inductance and leakage inductances in Fig. 5.1 that allow the
DAB to operate in ZVS over its entire operating range, while taking dead-time and device capacitances
into account. Such an analysis is required to determine the minimum necessary magnetising current that
still maintains the required ZVS operating range using adaptive 3-level PSSW modulation, i.e. design
for as large a magnetising inductance as possible, to limit the (inevitable) increase of DAB conduction
losses as much as possible.
5.1 ZVS Limitations for Practical DAB DC-DC Converters
Fig. 5.2(a) shows the ZVS boundaries for a DAB modelled with a simple series AC link inductance
(i.e. infinite transformer magnetising inductance) and controlled by 2-level PSSW modulation. Under
these conditions, the ZVS region has a cusp at the zero power transfer point (i.e. δ = 0), which means
that the converter can only maintain ZVS when passing through this point for an exactly nominal unity
DC-DC bus voltage ratio (d=1) which is quite unlikely in practice. Figs. 5.2(b)-(c) show how this cusp
then disappears when minimum ZVS commutation current (device capacitance) and dead-time effects
are considered, creating a region at low power transfer levels where ZVS simply cannot be maintained.
Fig. 5.2(d)-(f) show the effect of reducing the transformer magnetising inductance Lm from infinity
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Figure 5.2: ZVS boundaries for conventional 2-level DAB modulation (α = β = pi) with constant
transformer leakage inductances. (a)-(c): Infinite magnetising inductance (coupling factor: kT = 1.0),
(d)-(f): Reduced magnetising inductance (coupling factor: kT = 0.8)
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Figure 5.3: ZVS boundaries for adaptive 3-level DAB modulation of one bridge (example: α = pi/2, β =
pi) with constant transformer leakage inductances. (a)-(c): Infinite magnetising inductance (coupling
factor: kT = 1.0), (d)-(f): Reduced magnetising inductance (coupling factor: kT = 0.8)
so that the winding coupling factor kT =
Lm√
(Lm+Lσ,p)(Lm+Lσ,s)
reduces to 0.8, while keeping the winding
leakage inductances Lσ,p and Lσ,s constant and equal. In practice, this design change can be achieved by
making the core airgap larger than the minimum value which is required to manage DC flux generation
caused by the transient and steady-state switching processes. This creates a beneficial circulating current
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that increases the ZVS range of the DC-DC bus voltage ratio for any phase shift angle. Fig. 5.2(d) shows
this effect, where the upper and lower ZVS boundaries vertically diverge and create a ZVS “channel”
through the zero power transfer point which allows continuous ZVS operation to be maintained for
DC-DC voltage ratios that vary away from unity. Figs. 5.2(e)-(f) show that while this channel narrows
and skews when switch device capacitance and dead-time are taken into account, the DAB can still
continuously operate under ZVS conditions as the power transfer level passes through zero, for a useful
practical range of off-nominal DC bus voltage ratios.
Figs 5.3(a)-(c) show how 3-level modulation affects the ZVS boundaries for the same ideal series
inductance model. Firstly, Fig. 5.3(a) shows how a 3-level modulated primary bridge splits the 2-level
single ZVS cusp into two cusp points, located δ = +− |α−β|/2 away from the zero power transfer point of
δ = 0, and centred around a DC-DC bus voltage ratio of d =0.5, since α = pi2 in this example (these
cusp points can of course can be moved up or down to suit any actual DC-DC bus voltage ratio by
appropriate selection of α for d < 1 and β for d > 1, accordingly to the relationship d = α/β). Figs.
5.3(b)-(c) then show how these dual cusps similarly disappear once non-ideal switching effects are taken
into account, once again creating regions of power transfer where ZVS simply cannot be maintained.
When the magnetising inductance is reduced for 3-level modulation in the same way as for 2-level
modulation before, the ZVS boundaries again vertically diverge to create a ZVS channel across the
entire power transfer range, as shown in Fig. 5.3(d) for a transformer coupling factor of kT = 0.8. Figs
5.3(e)-(f) show how this channel narrows when device capacitances are accounted for, and then pinches
(for this example) when dead-time effects are also included to a point where only one singular horizontal
ZVS path remains at a particular value of d, for constant values of α and β.
The conclusion from this analysis is that two steps are required to achieve continuous ZVS operation
of a DAB over its entire operating range. Firstly, the transformer magnetising inductance must be
reduced sufficiently (by design) to create an adequate ZVS “channel” throughout the power transfer
range, taking into account both device capacitance and dead-time effects. Secondly, the 3-level modu-
lation duty cycles of α and β must be varied during DAB operation to place this channel to match the
actual DC-DC bus voltage ratio that exists at any particular point in time and for any particular power
operating level.
5.2 Determining the Required Reduction in Magnetising In-
ductance
Increasing the circulating current in a DAB has the potential to increase the overall converter losses.
Hence the challenge now is to determine the minimum reduction in magnetising inductance that is
required to achieve continuous ZVS operation across the entire DAB designed operating range (i.e.
δ ∈ [0, pi/2], dmin ≤ d ≤ dmax).
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To simplify the analysis, the transformer inductances are now assumed to be frequency independent
and the winding resistances are neglected (these can be quite realistic assumptions as shown in Table
6.1 and 6.2 for the experimental transformer). The transformer model in Fig. 5.1 then reduces to three
parameters: the total winding leakage inductance L, the leakage inductance split between the primary
and secondary winding χ and the transformer coupling co-efficient kT . From fundamental transformer
theory, these parameters are related as follows:
Lσ,p = χL Lσ,s = (1− χ)L kT = Lm√
(Lm + Lσ,p)(Lm + Lσ,s)
(5.1)
Rearranging from (5.1), the magnetising inductance can then be expressed as
Lm =
L · k2T
2(1− k2T )
+ L · kT
√
k2T
4(1− k2T )2
+
(1− χ)χ
1− k2T
=
kT · L
2(1− kT )
∣∣∣
χ=0.5
(5.2)
However, to remove the dependency of Lm on χ in (5.2), a modified coupling co-efficient K is now
defined, so that
Lm =
K · L
2(1−K) (5.3)
for any value of leakage inductance split between the two windings. Fig. 5.4 shows the equivalent
transformer model to Fig. 5.1(a) using these inductance simplifications and relationships.
Using this reduced transformer model, the generalised two-port AC link admittance elements in (3.4)
become
Y mp,p∠γmp,p =
1
mwswL
· K + 2(1− χ)(1−K)
K + 2χ(1− χ)(1−K)∠−
pi
2
Y ms,s∠γms,s =
1
mwswL
· K + 2χ(1−K)
K + 2χ(1− χ)(1−K)∠−
pi
2
Y mp,s∠γmp,s = Y ms,p∠γms,p =
1
mwswL
· K
K + 2χ(1− χ)(1−K)∠
pi
2
(5.4)
which can then be used to determine the largest value of K that allows the DAB to continuously operate
in ZVS across its entire operating range.
Figure 5.4: Lossless DAB transformer model
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5.2.1 2-Level Modulation
Substituting (5.4) into (3.7), and controlling the DAB with 2-level PSSW modulation by setting α =
β = pi, the ZVS boundary conditions with ideal switching devices become
d|ZVSs = d|
HB3
ZVS = d|HB4ZVS ≥
K
wswL[K+2χ(1−χ)(1−K)]
K+2χ(1−K)
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
cos(mδ)
m2
]
∞∑
n=1
1
m2
=
K
wswL[K+2χ(1−χ)(1−K)]
K+2χ(1−K)
wswL[K+2χ(1−χ)(1−K)]
pi − 2|δ|
pi
(5.5a)
d|ZVSp = d|
HB1
ZVS = d|HB2ZVS ≤
K+2(1−χ)(1−K)
wswL[K+2χ(1−χ)(1−K)]
K
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
1
m2
]
∞∑
n=1
cos(mδ)
m2
=
K+2(1−χ)(1−K)
wswL[K+2χ(1−χ)(1−K)]
K
wswL[K+2χ(1−χ)(1−K)]
pi
pi − 2|δ| (5.5b)
Note the reduction of the infinite harmonic summation to a more compact explicit analytical form
in this expression. Next, a minimum circulating current of ∆ip for the primary bridge and ∆is for the
secondary bridge needs to be included into (5.5) to account for switching device capacitance, which
gives revised ZVS boundary conditions of
d|ZVSs ≥
K
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
cos(mδ)
m2
]
+ pi∆is
8Vp,DC
K+2χ(1−K)
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
1
m2
=
K(pi−2|δ|)
wswL[K+2χ(1−χ)(1−K)] +
∆is
Vp,DC
K+2χ(1−K)
wswL[K+2χ(1−χ)(1−K)]pi
∣∣∣
|δ|≤pi
(5.6a)
d|ZVSp ≤
K+2(1−χ)(1−K)
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
1
m2
]− pi∆ip
8Vp,DC
K
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
cos(mδ)
m2
=
K+2(1−χ)(1−K)
wswL[K+2χ(1−χ)(1−K)]pi −
∆ip
Vp,DC
K(pi−2|δ|)
wswL[K+2χ(1−χ)(1−K)]
∣∣∣
|δ|≤pi
(5.6b)
Lastly, the influence of dead-time needs to be incorporated into (5.6) by adding the dead-time phase
angle shifts as per (3.15), using r = 1 as the worst case, to the admittance elements of (3.4). Note
that only the primary bridge dead-time angle ρDTp needs to be added for the positive power flow region
(δ ≥ 0) and only the secondary bridge dead-time angle ρDTs needs to be added for the negative power
flow region (δ ≤ 0), since these are the particular dead-times that reduce the available ZVS region. This
leads to the final practical ZVS boundary definitions of (as compared to (3.18))
d|ZVSs ≥
K
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
cos(m[δ+ρDTs])
m2
]
+ pi∆is
8Vp,DC
K+2χ(1−K)
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
cos(mρDTs)
m2
] = K(pi−2|δ+ρDTs|)wswL[K+2χ(1−χ)(1−K)] + ∆isVp,DC
Kpi+2χpi(1−K)
wswL[K+2χ(1−χ)(1−K)]
(
1 +
2ρDTs
pi
) (5.7a)
(a) Secondary bridge ZVS cusp at dmin (b) Primary bridge ZVS cusp at dmax
Figure 5.5: Cusp operating conditions for 2-level modulation
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d|ZVSp ≤
K+2(1−χ)(1−K)
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
cos(mρDTp)
m2
]
− pi∆ip
8Vp,DC
K
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
cos(m[δ−ρDTp])
m2
=
Kpi+2pi(1−χ)(1−K)
wswL[K+2χ(1−χ)(1−K)]
(
1− 2ρDTp
pi
)
− ∆ip
Vp,DC
K(pi−2|δ−ρDTp|)
wswL[K+2χ(1−χ)(1−K)]
(5.7b)
As shown in Fig. 5.2(f), the most constrained ZVS operating point for 2-level modulation occurs
at the cusp points where δ = ρDTp for positive power flow, and δ = −ρDTs for negative power flow.
Hence to maintain continuous ZVS operation, these cusp points must be located outside the DC-DC
bus voltage ratio design limits (dmin and dmax), i.e.
d|ZVSs(cusp) =
Kpi
wswL[K+2χ(1−χ)(1−K)] +
∆is
Vp,DC
Kpi+2χpi(1−K)
wswL[K+2χ(1−χ)(1−K)]
(
1 +
2ρDTs
pi
) ≤ dmin (5.8a)
d|ZVSp(cusp) =
Kpi+2pi(1−χ)(1−K)
wswL[K+2χ(1−χ)(1−K)]
(
1− 2ρDTp
pi
)
− ∆ip
Vp,DC
Kpi
wswL[K+2χ(1−χ)(1−K)]
≥ dmax (5.8b)
Rearranging (5.8) identifies the required modified coupling co-efficient K that can achieve this ob-
jective, i.e.
K
∣∣∣
dmin
=
dmin(1 +
2ρDTs
pi
)2piχ− ∆iswswL
Vmaxp,DC
[2χ(1− χ)]
pi + ∆iswswL
Vp,DC
[1− 2χ(1− χ)]− dminpi[1− 2χ(1 + 2ρDTspi )]
(5.9a)
K
∣∣∣
dmax
=
2pi(χ− 1)(1− 2ρDTp
pi
) +
∆ipwswL
Vp,DC
[2χ(1− χ)]
[1− 2(1− χ)]pi(1− 2ρDTp
pi
)− ∆ipwswL
Vminp,DC
[1− 2χ(1− χ)]− dmaxpi
(5.9b)
The overall maximum possible value of K is the smaller of the two values determined by (5.9a) and
(5.9b), viz:
KZVSmax = min
{
K
∣∣∣
dmin
,K
∣∣∣
dmax
}
(5.10)
Fig. 5.6(a) shows KZVSmax required to maintain continuous ZVS operation as the DC-DC bus voltage
ratio d varies, when switching device capacitance and dead-time are not considered. Two curves are
shown, one for an equal winding split of χ = 0.5, and the other one for an actual leakage winding split
of χ = 0.67, to match the physical transformer used for the experimental work described in Chapter 6.
Fig. 5.6(b) then shows KZVSmax over d when switch device capacitance and dead-time (values as listed
in Table 6.3) are taken into account for L = 3.35 µH (Table 6.2). The reduction in KZVSmax that is
necessary to maintain ZVS over any specified DAB operating range for d when these second order
effects are taken into account, which translates directly to a decreased magnetising inductance and an
increased magnetising current, is clearly visible.
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Figure 5.6: ZVS design requirement of coupling co-efficient for conventional 2-level PSSW modulation
5.2.2 Adaptive 3-Level Modulation of One Bridge
Minimum DC-DC Bus Voltage Ratio
Fig. 5.3 shows how for a reduced DC-DC bus voltage ratio (d < 1), the primary bridge duty cycle α
can be reduced to move the low power transfer ZVS region down to match this ratio. However, this also
splits the single ZVS cusp point created by 2-level modulation, into two cusp points that are displaced
away from the zero power transfer point at δ = 0 by δ = +− |α−β|/2. Fig. 5.3(f) shows how the ZVS
channel created with this modulation strategy then pinches to a singular horizontal path in the positive
power transfer region when device capacitance and dead-time are considered. The challenge now is to
find the values of K and α that define this minimum continuous ZVS path condition.
Mathematically, this limiting condition can be identified as when the lower of the two values of d at
the cusps of the primary bridge (HB1 and HB2) ZVS boundaries is the same as the higher of the two
values of d at the cusps of the secondary bridge (HB3 and HB4) ZVS boundaries, and also equals the
minimum designed bus voltage ratio dmin, i.e.
d
∣∣∣
ZVSp(cusp)
= dmin = d
∣∣∣
ZVSs(cusp)
(5.11)
Under these conditions, α ∈ [0, pi] = αcusp and β = pi (note that β typically equals pi for a DC bus
voltage ratio of less than unity). Furthermore, only the cusp points for HB1 and HB3/HB4 need to be
considered for operation in the positive power transfer region (δ ≥ 0), since these phase legs always have
the closest two cusp points (similarly, only the cusp points for HB2 and HB3/HB4 need to be considered
(a) Secondary bridge ZVS cusp (b) Primary bridge ZVS cusp
Figure 5.7: Exemplar cusp operating condition at dmin (α = αcusp)
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when δ < 0).
Substituting (5.4) into (3.18) defines the ZVS operating boundaries for a DAB with a reduced
coupling factor transformer used as the AC link impedance, with the cusp points occurring at
δp = |αcusp−β|/2 + ρDTp for HB1 (5.12a)
δs = |αcusp−β|/2 for HB3 and HB4 (5.12b)
recognising that the secondary bridge dead-time has no influence on ZVS operation in this power region.
Reflecting also from (5.11) into the revised 3.18(a) and 3.18(d) then gives, with some manipulation, ZVS
DC bus voltage ratio boundary limits at these cusp points of
dmin =
Kpi
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
8 sin2(mαcusp/2)
pi2m2
]
+ ∆is
Vp,DC
Kpi+2χpi(1−K)
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
8
pi2m2
]
=
Kpi
wswL[K+2χ(1−χ)(1−K)]
αcusp
pi
+ ∆is
Vp,DC
Kpi+2χpi(1−K)
wswL[K+2χ(1−χ)(1−K)]
= d|HB3ZVS(cusp) = d|HB4ZVS(cusp) (5.13a)
dmin =
Kpi+2pi(1−χ)(1−K)
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
8(cos(mρDTp)−cos(m[αcusp−ρDTp]))
pi2m2
]
− ∆ip
Vp,DC
Kpi
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
8
pi2m2
]
=
Kpi+2pi(1−χ)(1−K)
wswL[K+2χ(1−χ)(1−K)]
(
αcusp
pi
− 2ρDTp
pi
)
− ∆ip
Vp,DC
Kpi
wswL[K+2χ(1−χ)(1−K)]
= d|HB1ZVS(cusp) (5.13b)
Eqn. (5.13) can be rearranged to make the modified coupling co-efficient as the target, i.e.
K
∣∣∣
dmin
=
2(χ− 1)(αcusp − 2ρDTp) + ∆ipwswLVmaxp,DC [2χ(1− χ)]
[1− 2(1− χ)]pi(αcusp − 2ρDTp)− ∆ipwswLVmaxp,DC [1− 2χ(1− χ)]− dminpi
(5.14a)
K
∣∣∣
dmin
=
dminpi2χ− ∆iswswLVmaxp,DC [2χ(1− χ)]
αcusp +
∆iswswL
Vmaxp,DC
[1− 2χ(1− χ)]− dminpi[1− 2χ]
(5.14b)
Eqn. (5.14) represents two equations with two unknown variables (αcusp and K), and hence can
be solved to determine values for these variables for any particular transformer leakage inductance,
leakage winding split and DC-DC bus voltage minimum ratio requirements (analytical solution for
αcusp presented in Appendix B).
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Maximum DC-DC Bus Voltage Ratio
A similar process can be used to determine the minimum reduction in magnetising inductance required
to maintain continuous ZVS operation at the maximum DC-DC bus voltage ratio condition, under the
3-level modulation conditions of α = pi and variable β. Once again, the limiting condition is when the
DC-DC bus voltage ratio at the cusp of the primary bridge ZVS boundary is the same as the DC-DC
bus voltage ratio at the cusp of the secondary bridge ZVS boundary, and also equals the maximum
designed bus voltage ratio dmax, i.e.
d
∣∣∣
ZVSp(cusp)
= dmax = d
∣∣∣
ZVSs(cusp)
(5.15)
Under these conditions, α = pi and β ∈ [0, pi] = βcusp (now α typically equals pi for a DC bus voltage
ratio of greater than unity). For this case, only the cusp points for HB1/HB2 and HB4 need to be
considered for operation in the positive power transfer region (δ > 0), since these phase legs always have
the closest two cusp points, and they occur similarly at
δp = |α−βcusp|/2 + ρDTp for HB1 and HB2 (5.16a)
δs = |α−βcusp|/2 for HB4 (5.16b)
Reflecting from (5.15) into the revised 3.18(a) and 3.18(d) then gives ZVS DC bus voltage ratio boundary
limits at these cusp points of
dmax =
Kpi
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
8
pi2m2
]
+ ∆is
Vp,DC
Kpi+2χpi(1−K)
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
8 sin2(mβcusp/2)
pi2m2
]
=
Kpi
wswL[K+2χ(1−χ)(1−K)] +
∆is
Vp,DC
Kpi+2χpi(1−K)
wswL[K+2χ(1−χ)(1−K)]
βcusp
pi
= d|HB4ZVS(cusp) (5.17a)
dmax =
Kpi+2pi(1−χ)(1−K)
wswL[K+2χ(1−χ)(1−K)]
(
1− 2ρDTp
pi
) ∞∑
n=1
[
8 cos(mρDTp)
pi2m2
]
− ∆ip
Vp,DC
Kpi
wswL[K+2χ(1−χ)(1−K)]
∞∑
n=1
[
8 sin2(mβcusp/2)
pi2m2
]
(a) Secondary bridge ZVS cusp (b) Primary bridge ZVS cusp
Figure 5.8: Exemplar cusp operating condition at dmax (β = βcusp)
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Figure 5.9: ZVS design requirement of coupling co-efficient for adaptive 3-level PSSW modulation
=
Kpi+2pi(1−χ)(1−K)
wswL[K+2χ(1−χ)(1−K)]
(
1− 2ρDTp
pi
)
− ∆ip
Vp,DC
Kpi
wswL[K+2χ(1−χ)(1−K)]
βcusp
pi
= d|HB1ZVS(cusp) = d|HB2ZVS(cusp) (5.17b)
Eqn. (5.17) can be similarly rearranged to make the modified coupling co-efficient K as the target,
viz
K
∣∣∣
dmax
=
2pi(χ− 1)(1− 2ρDTp
pi
) +
∆ipwswL
Vminp,DC
[2χ(1− χ)]
[1− 2(1− χ)]pi(1− 2ρDTp
pi
)− ∆ipwswL
Vminp,DC
[1− 2χ(1− χ)]− dmaxβcusp
(5.18a)
K
∣∣∣
dmax
=
dmaxβcusp2χ− ∆iswswLVminp,DC [2χ(1− χ)]
pi + ∆iswswL
Vminp,DC
[1− 2χ(1− χ)]− dmaxβcusp[1− 2χ]
(5.18b)
which again can be solved to determine values of βcusp and K for any particular transformer leakage
inductance, leakage winding split and DC-DC bus voltage maximum ratio requirements (analytical
solution for βcusp presented in Appendix B).
Final Selection of K
Since (5.14) and (5.18) allow minimum values of K to be determined for the minimum and maximum
required DC-DC bus voltage ratio respectively, the largest possible design value for K is clearly the
smaller of these two solutions, i.e.
KZVSmax = min
{
K
∣∣∣
dmin
,K
∣∣∣
dmax
}
(5.19)
Fig. 5.9(a) shows the required coupling factor reduction and 3-level modulation duty cycles (primary
bridge αcusp or secondary bridge βcusp as appropriate) as the DC-DC voltage design ratio limits are
varied, for a DAB with ideal switches. Note that in contrast to the 2-level solution, K = kT is always
equal to 1 for the ideal switching case, which can be confirmed by a moment’s reflection recognising
that with 3-level modulation, the horizontal ZVS line in Fig. 5.3(a) can always be moved to suit the
actual DC-DC bus voltage ratio without requiring any transformer design modification.
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Fig 5.9(b) shows the matching results for a practical DAB converter where device capacitances and
dead-time effects have been included into the analysis, using the operating conditions in Table 6.3 and
with transformer parameters of L = 3.35 µH and χ = 0.67 as per Table 6.2. Note that a reduced value of
K is still required to maintain ZVS across the entire DAB operating range. However, in contrast to the
2-level solution shown in Fig. 5.6(b), this value remains relatively high across a wide range of maximum
and minimum DC-DC bus voltage ratios. Hence the increased circulating current required to maintain
continuous ZVS under 3-level modulation will be less than the current required to maintain continuous
ZVS under 2-level modulation, which will certainly improve the converter’s operating efficiency.
5.3 Impact of Coupling Factor on RMS Currents and Power
Transfer
Having determined the minimum required reduction in coupling co-efficient K, this section now explores
the effects of such a design change on the DAB AC link RMS circulating currents and on its maximum
power transfer capability.
Inserting (5.4) into (3.4) the AC link currents can be expressed for each particular harmonic frequency
m as
Imp sin(θ
m
p ) =
8dVp,DC
m2piωswL
K+2χ(1−χ)(1−K)
K
sin(mδ) sin(
mpi
2
)
Ims sin(θ
m
s ) = − 8dVp,DC
m2piωswL
K+2χ(1−K)
K+2χ(1−χ)(1−K)
sin(mδ) sin(
mpi
2
)
(5.20)
noting that for K ≤ 1 the commonly assumed ideal relationship of Imp ∠θmp = −Ims ∠θms is no longer true
because the magnetising current is now non-zero. The overall RMS currents can then be expressed as
Ix,rms(δ) =
√√√√ N∑
n=1
(Imx (δ))
2
/2 x ∈ {p, s} (5.21)
Fig. 5.10(a) now shows the relative increase of the RMS AC link currents, defined as
∆Irms =
√
Ip,rmsIs,rms − Irms|K=1
Irms|K=1 (5.22)
for a DAB using 2-level modulation as K reduces for different values of the load angle δ, compared to
an ideally AC coupled DAB (K=1) where Ip,rms = Is,rms. Note that 2-level operation is the worst-case
scenario because the volt-second area applied across the reduced magnetsing inductance creates the
maximum possible magnetising current for given DC bus voltages. It can be seen from this figure that
the relative increase in RMS current reduces substantially as the load angle increases. Since this trend
nicely complements the common increase of conduction losses that occurs with high power transfer
levels, the increased magnetising current does not significantly impact the VA ratings and the thermal
limitations of the converter. Fig. 5.10(a) also shows that a moderate reduction in coupling factor (as
can be achieved using 3-level bridge modulation as shown in Section 4.2) only significantly increases the
CHAPTER 5. MAINTAINING CONTINUOUS ZVS OPERATION 69
0 0.5 1
0.65
0.7
0.75
0.8
0.85
0.9
0.95
1.0
(a) Relative increase of RMS current (χ=0.5)
0.8 0.85 0.9 0.95
0.65
0.7
0.75
0.8
0.85
0.9
0.95
1.0
(b) Maximum power transfer (δ=pi
2
)
Figure 5.10: Impact of coupling factor on other relevant DAB performance indicators (d=1)
RMS circulating current for small load angles, i.e. for low power conditions.
Finally, the impact of a reduction in transformer coupling factor on the power transfer capability of
a DAB is explored. Substituting (5.4) into (5.20) and then into the generic power transfer relationship
(7.12), creates a power transfer expression for a DAB with reduced coupling factor, to be
Pp,DC = Ps,DC =
4dV 2p,DC
wswL · K+2χ(1−χ)(1−K)K
∞∑
n=1
8
pi2
sin(mδ)
m3
=
d(2Vp,DC)
2K
wswL[K + 2χ(1− χ)(1−K)]︸ ︷︷ ︸
P0
δ
(
1− |δ|
pi
) ∣∣∣
|δ|≤pi
(5.23)
which is dependent on both the modified coupling co-efficient K and the leakage inductance split χ.
Fig. 5.10(b) shows how the maximum DAB power transfer capability P0 reduces with K for different
values of leakage split, with otherwise identical circuit parameters. In particular, it is interesting to note
that this reduction in power transfer gets less as the leakage winding split becomes more asymmetrical
(χ → 0 or χ → 1), which can be explained by recognising that the imbalance moves the magnetising
inductance more towards either the primary or secondary bridge, and so reduces the influence that the
magnetising current has on the power transfer process.
5.4 Summary
This chapter has extended the commonly used single series impedance model to a more complex AC
coupling network with multiple inductance parameters. The investigation has identified that hard
switching operating regions always occur for the conventional transformer modeling technique. It has
then been shown how a deliberately reduced transformer coupling co-efficient expands the ZVS region
at constrained operating points to achieve continuous ZVS operation. An adaptive 3-level modulation
concept can be used to maintain the transformer coupling co-efficient as high as possible, which increases
the additional RMS circulating currents only as much as is required to benefit from the additional
magnetising current and to maintain highest possible conversion efficiency.
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6 Practical Validation of ZVS Channel Operation 1
After identifying the transformer design requirements, several transformer design examples are briefly
evaluated by matching Finite Element Analysis (FEA) simulations and impedance measurements. This
step is required to show how such a reduced coupling transformer with minimal AC winding resistance
can be physically designed. The proposed design approach has then been validated using an experimental
DAB prototype, while the airgap of the selected low coupling transformer is adjusted for each PSSW
modulation concept to design for an as high as possible magnetising inductance. Finally, it is shown
how the proposed design and operation techniques influence the DAB efficiency for a customised DAB
prototype.
6.1 Design of a Reduced Coupling Factor HF Transformer
The DAB transformer provides the galvanic isolation between the two bridges and its turns ratio allows
to pre-align for a bias voltage boost ratio between the two DC buses. The transformer admittance
matrix [Y ] immediately translates the bridge output voltage pattern into AC link current waveforms
which are then rectified by the bridge switching functions to create the DC bus current (Chapter 7).
Hence for a DAB, the coupling high-frequency (HF) transformer is the key component to maximise
the efficiency and power density (if no external inductor is added in series). The monotonic circuit
model in Fig. 5.1 comprises primary and secondary AC winding resistances Rσ,p and R
′
σ,s, primary and
secondary coil leakage inductances Lσ,p and L
′
σ,s, and a magnetising inductance Lm (note that the core
loss equivalent resistance and intra-winding coupling capacitance are not included in this analysis). All
these parameters are referred to the primary side via the physical turns ratio Np/Ns.
In the previous section, the impedance relationships of a lossless DAB transformer have been deter-
mined to maintain continuous ZVS operation throughout the entire operating range. This section now
explores how the transformer parameters can be determined using FEA and how they can be tuned by
design to achieve a reduced coupling factor transformer with minimal HF resistance.
The transformer coupling factor kT in (5.1) and the modified parameter K in (5.3) can generally
1Material in this chapter was first published in:
J. Riedel, D. G. Holmes, C. Teixeira, and B. P. McGrath, ”Wide range zvs operation of dual active bridge dc-dc converters
using adaptive modulation and low coupling factor transformers,” in 2016 18th European Conference on Power Electronics
and Applications (EPE’16 ECCE Europe), pp. 1-12, Sept 2016.
J. Riedel, D. G. Holmes, B. P. McGrath, and C. Teixeira, ”Analytically constrained zvs operation to reduce commutation
losses for high boost dual active bridge converters,” in Energy Conversion Congress and Exposition (ECCE), 2016 IEEE,
Sept 2016.
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be influenced in two ways: increasing the total leakage inductance (for a finite magnetsing inductance)
and/or reducing the magnetising inductance (for a non-zero leakage inductance). The first approach can
practically be achieved by separation of the two windings to increase the average distance between them,
the second approach can be implemented by deliberately increasing the core airgap (recognising that
a minimum airgap is essential to manage DC flux generation caused by the switching process of both
transient and steady-state operation). Similarly, the distribution of leakage flux between the primary
and secondary coils is influenced by factors such as the compactness of the winding material (e.g. foil
vs. round wire) and by the location of the individual coils in relation to the high permeability magnetic
path (i.e. the core).
6.1.1 Finite Element Analysis (FEA)
Unfortunately it can be quite challenging to achieve a precise estimation of the transformer impedance
parameters using conventional analysis [54], which typically assumes simplified conductor geometries,
average coil-to-coil or coil-to-core dimensions, and does not accommodate frequency dependencies which
can cause a significant deviation (particularly as operating frequencies further increase) with respect to
the AC winding resistance [68] and the leakage inductances [109].
Hence, a 2D FEA simulation [127] is used in this section to precisely calculate the transformer
impedances for a single phase two-winding HF transformer. Note that the design evaluation has been
limited to EPCOS ETD59 N87 ferrite cores [128] with an initial material permeability µr of 2200.
Leakage and Magnetising Inductance
From fundamental knowledge, the relationship between flux Ψ and inductance L for a two-winding
transformer can be expressed as follows:
Ψmp
Ψ′ms
 =
Lmσ,p + Lmm Lmm
Lmm L
′m
σ,s + L
m
m

Imp
I ′ms
 (6.1)
Figure 6.1: 2D sketch and major design parameters of E/E-core based transformer
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The individual transformer inductances can be individually determined from (6.1), viz
Lmσ,p =
Ψmp
∣∣∣
Imp =1A,I
m
s =0A
1A
− Lmm (6.2a)
Lmm =
Ψms
∣∣∣
Imp =1A,I
m
s =0A
1A
Np
Ns
!
=
Ψmp
∣∣∣
Imp 0A,I
m
s =1A
1A
Np
Ns
(6.2b)
L′mσ,s =
Ψms
∣∣∣
Imp =0A,I
m
s =1A
1A
(
Np
Ns
)2
− Lmm (6.2c)
Following (6.2) the FEA simulation is parameterised to excite the two windings separately (i.e.
Imp = 1A and I
m
s = 0A, or vice versa) using a normalised excitation current at any particular harmonic
frequency m. Note that in particular the magnetising inductance Lmm can be influenced by non-linear
variations of temperature, frequency, flux, etc. to affect the core permeability [128]. Note also that this
impact reduces for an increasing core airgap dimension lgap as is confirmed by the analytical definition:
Lm ≈ Ae
2lgap +
le
µr
N2pµ0 (6.3)
High-Frequency Winding Resistance
Again, FEA is used to determine the primary and secondary coil AC resistance values at each particular
harmonic frequency m as they can be immediately derived from the winding loss Pcond for simultaneous
coil current excitation, to become
Rmσ,p =
Pmcond,p
1Arms
(6.4a)
R′mσ,s =
Pmcond,s
1Arms
(
Np
Ns
)2
(6.4b)
Note that [127] uses a homogenized analytical approximation model to account for the high-frequency
dynamics in Litz wire bundles.
6.1.2 Validation of FEA Simulation
Due to 2D FEA limitations, the leakage inductance and AC resistance parameters need to be scaled
with the ratio between the simulation depth and the actual average coil elipse contour length (note that
this presumes a rotational symmetry of the transformer), while the magnetising inductance requires
linear adjustment according to (6.3) if the core cross section area Ae is circular rather than rectangular.
Increasing the Winding Separation
Table 6.1 presents the impedance results based on the FEA simulation and short circuit measurements
(using a WayneKerr 6500B device) for the four exemplar transformer designs shown in Fig. 6.2 at
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multiple (most relevant: m = 1, 3, 5) harmonic frequencies of 20 kHz for a minimum 0.2 mm core
airgap. Table 6.1 (a) and (b) compare the total series leakage inductance and AC resistance for two
transformer designs that illustrate the impact of a winding separation by offset (PROT 2) versus the
conventional design approach (PROT 1). As could be expected, the separation of the windings results
in a signifcantly increased total leakage inductance [54] [129] despite the higher turns count for PROT
1. Fig. 6.3 (a) and (b) then show that PROT 2 has a lower DC resistance compared to PROT 1 which
can be simply explained by the reduced number of turns (and hence the reduced wire length). However,
the resistance of PROT 2 increases faster with frequency causing the two values to become equal at
about 90 kHz. Fig. 6.3 (c) and (d) then compare the total leakage inductance and AC resistance for
two transformer designs where the gap between the two windings is increased by reducing the secondary
winding copper wire diameter from PROT 3 to PROT 4. This design change causes the total leakage
inductance and DC resistance of PROT 4 to become larger than the respective values of PROT 3.
However, these figures show that the physical arrangement of the conductors causes the resistance to
increase less with frequency and hence achieves a lower AC resistance for operating frequencies above
20 kHz.
(a) PROT 1: Type: Conven-
tional (Turns Ratio 1:6.0), Np = 9,
prim. winding: 630x0.1mm served
Litz, sec. winding: 0.71mm solid,
horizontal gap between windings:
1.5mm
(b) PROT 2: Type: Offset (Turns
Ratio 1:6.0), Np = 4, prim.
winding: 630x0.1mm served Litz
(prim.), sec. winding: 0.71mm
solid, vertical gap between wind-
ings: 0.5mm
(c) PROT 3: Type: Offset (Turns
Ratio 1:8.5), Np = 4, prim.
winding: 630x0.1mm served Litz
(prim.), sec. winding: 0.71mm
solid, vertical gap between wind-
ings: 0.0mm
(d) PROT 4: Type: Offset (Turns
Ratio 1:8.5), Np = 4, prim.
winding: 630x0.1mm served Litz
(prim.), sec. winding: 0.50mm
solid, vertical gap between wind-
ings: 6.0mm
Figure 6.2: Transformer designs using an ETD59 N87 core
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f in kHz 20 60 100
Lσ,p(FEA) 0.52 0.50 0.49
L′σ,s(FEA) 0.56 0.56 0.55
L′σ(FEA) 1.08 1.07 1.05
L′σ(Meas) 1.13 1.11 1.09
Rσ,p(FEA) 3.80 4.20 5.50
R′σ,s(FEA) 9.50 15.50 26.40
R′σ(FEA) 13.30 19.70 31.90
R′σ(Meas) 13.40 21.60 36.50
Lm(FEA) 84.5 84.5 84.5
(a)
PROT 1 (kT = 0.994, χ = 0.48)
f in kHz 20 60 100
Lσ,p(FEA) 1.41 1.40 1.39
L′σ,s(FEA) 0.42 0.42 0.41
L′σ(FEA) 1.83 1.82 1.80
L′σ(Meas) 1.89 1.88 1.85
Rσ,p(FEA) 1.70 2.00 3.00
R′σ,s(FEA) 3.90 11.00 30.60
R′σ(FEA) 5.60 13.00 33.60
R′σ(Meas) 6.22 15.30 36.90
Lm(FEA) 16.5 16.5 16.5
(b)
PROT 2 (kT = 0.948, χ = 0.77)
f in kHz 20 60 100
Lσ,p(FEA) 1.43 1.43 1.41
L′σ,s(FEA) 0.60 0.59 0.59
L′σ(FEA) 2.03 2.02 2.00
L′σ(Meas) 2.10 2.09 2.06
Rσ,p(FEA) 1.70 2.00 3.00
R′σ,s(FEA) 3.80 7.70 34.30
R′σ(FEA) 5.10 13.40 37.30
R′σ(Meas) 6.44 17.70 45.80
Lm(FEA) 16.5 16.5 16.5
(c)
PROT 3 (kT = 0.942, χ = 0.71)
f in kHz 20 60 100
Lσ,p(FEA) 1.53 1.53 1.53
L′σ,s(FEA) 1.13 1.13 1.12
L′σ(FEA) 2.66 2.66 2.65
L′σ(Meas) 2.62 2.62 2.61
Rσ,p(FEA) 1.70 2.10 2.90
R′σ,s(FEA) 3.80 7.70 14.80
R′σ(FEA) 5.50 9.80 17.70
R′σ(Meas) 6.47 13.30 23.90
Lm(FEA) 16.5 16.5 16.5
(d)
PROT 4 (kT = 0.925, χ = 0.58)
Table 6.1: Transformer parameters for varying frequency (L in µH, R in mΩ @ 25◦C)
It can hence be concluded that there are different ways to separate the two windings, which eventually
increase the total leakage inductance of the HF transformer and, in turn, reduce the coupling factor for
a finite magnetising inductance. On the other hand, the impact on high-frequency AC resistance (i.e.
current squeezing) caused by winding separation is not so obvious, since certain physical arrangements
(wire diameters, gap between coils, etc.) emphasize the dynamic phenomena (in particular: skin and
proximity effect) in different ways.
Increasing the Core Gap
Eqn. (6.3) indicates that there are rather independent design parameters, namely the core gap dimension
lgap, the core material permeability µr and the effective core length le, that can be selected to adjust
the magnetising inductance while (almost) remaining the same amount of total leakage inductance. In
Section 6.2, the core gap is adjusted to design for a particular (as high as possible) value of magnetising
inductance as has been determined in the previous analysis of Chapter 5. Table 6.2 and Fig. 6.4 show
the effect of an increasing core gap on the single impedance parameters and (modified) coupling co-
efficient for the selected transformer design PROT 4 at an operating frequency of 20 kHz. To adjust the
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Figure 6.3: Validation of total transformer winding AC resistance
core gap dimension, multiple layers of isolation material (thickness of each layer: 0.17 mm - 0.2 mm)
were stacked in between the two E-shaped cores and fixed by a metal clip at each end of the bobbin.
The FEA simulations have been verfied with open circuit impedance measurements. Under low coupling
conditions, the secondary-side leakage inductance (from FEA) has been subtracted from the measured
open-circuit impedance to determine the magnetising inductance Lm.
lgap(FEA) in mm 0.2 0.4 0.6 0.8 1.0
Lm(FEA) 16.5 9.01 6.27 4.83 3.95
Lσ,p(FEA) 1.53 1.55 1.57 1.59 1.60
L′σ,s(FEA) 1.13 1.10 1.09 1.07 1.05
Lσ,p(total) 2.23 2.25 2.27 2.29 2.30
L(total) 3.36 3.35 3.36 3.36 3.35
K = 2LmL(total)+2Lm 0.91 0.84 0.79 0.74 0.70
χ(total) 0.66 0.67 0.67 0.68 0.68
# layers (Experiment) 1 2 3 4 5
Lm(Meas) 17.8 10.2 7.41 5.95 5.08
Table 6.2: PROT 4 parameters for varying airgap incl. connection impedance (L in µH, R in mΩ @
25◦C)
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Figure 6.4: Reduction of transformer magnetising inductance and coupling co-efficient for an increasing
airgap (illustrated for PROT 4 transformer design)
6.2 Experimental Results
The principles of maintaining ZVS operation as presented in Chapter 5 have been validated using
an experimental DAB converter with the specifications listed in Table 6.3. Note that with an ideal
converter, i.e. no device capacitance and no phase leg dead-time, ZVS can be maintained across its
entire DC bus operating voltage range by simply varying α or β to move the (ideal) ZVS channel to
match any particular values of DC bus voltages. Under these conditions the transformer coupling factor
does not need to change from its ideal value of K = 1 (i.e. infinite magnetising inductance), while the
3-level modulation duty cycles are varied to match any particular bus voltage ratio. However, it should
be noted that αcusp at dmin and βcusp at dmax are not balanced in Fig. 5.9 because the transformer
turns ratio of Np : Ns was set higher than a more conventional DC bus voltage centered ratio value of
Np : Ns = 27V/215V = 1 : 8.0 to suit the practical converter, as discussed below.
For the practical experimental converter with device capacitance and phase leg dead-time as listed
in Table 6.3, the first step in the transformer design process is to determine whether sufficient leakage
Parameter Value
Primary DC bus voltage 2Vp,DC 24 V - 30 V
Secondary DC bus voltage 2Vs,DC 200 V - 230 V
Rated converter power 1 kW
Switching frequency fsw 20 kHz
Transformer Turns Ratio Np : Ns 1:8.5
Min. DC-DC voltage ratio dmin 0.78
Max. DC-DC voltage ratio dmax 1.13
IGBT modules Coes ≈ 288 pF @ 24V, 1MHz
4x Infineon BSM75GBN60
Min. ZVS current (prim. bridge) ∆ip 5 A
Min. ZVS current (sec. bridge) ∆is (∆i
′
s) 1.5 A (12.7 A)
Dead-time angle (prim. bridge) ρDTp 0.13 rad @ 20 kHz
Dead-time angle (sec. bridge) ρDTs can be neglected
Table 6.3: Experimental system and selected ZVS operating conditions
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impedance can be created between the primary and secondary windings to avoid the need for a separate
series AC inductor. The target here is to have enough series impedance so that at the maximum power
displacement angle δm, the converter operates beyond the two cusp inflection points shown in Fig. 5.3(f).
The coupling transformer arrangement that was developed to achieve this is shown in Fig. 6.2(d), with
the two windings located as far away from each other as possible on the core centre limb. This achieved
a total transformer series leakage inductance of 2.66 µH, as predicted by the Finite Element Analysis
(FEA) procedure that was used to design the transformer and then confirmed by direct measurement, as
shown in Table II. With this inductance, the maximum power displacement angle is δm ≈ 0.7rad = 40◦,
which is well beyond the cusp points. Hence an additional series inductance is not required.
To decrease the transformer coupling factor (i.e. in this context: increase the magnetising current)
the core airgap shown in Fig. 6.1 was increased in 0.2 mm steps up to 1.0mm, as has already been
discussed. Table 6.2 shows the results of this change, determined by FEA analysis with confirming
experimental measurements shown in Fig. 6.4 for the magnetising inductance. (Note that the experi-
mental measured points for Lm were taken at slightly different airgap steps, because the material used
to gap the core had a thickness of slightly less than 0.2mm per strip.) The estimated additional 700 nH
introduced by the external (primary) transformer connections was then added to the primary leakage
inductance calculated by FEA analysis, and the values of K and χ shown in the last rows of Table
6.2 were calculated using these results. The converter primary and secondary bridge phase legs were
constructed using IGBTs (relevant primary-side IGBT module resistance of 2x10 mΩ was included in
the analytical model), while the DC buses were created using standard DC power supplies with parallel
load banks to allow energy to be received as required. A switching frequency of 20 kHz was used,
with a significant primary bridge dead-time period of 1.0µs (equals 0.13 rad at 20 kHz) to account for
reduced speed gate driver actuation to limit the device voltage overshoot obtained when switching high
magnitude currents at low DC bus voltage levels, and a negligible secondary bridge dead-time. The min-
imum ZVS currents shown in Table 6.3 were set a little higher than was actually required to match the
IGBT device parasitic capacitances, to accommodate variability in these parameter values and parasitic
transformer capacitances. ZVS converter operation was verified experimentally under both minimum
and maximum DC bus voltage ratio conditions, by setting modulation parameters manually using the
controlling DSP to maintain ZVS as the transferred power was varied. The results confirm the ability
of the theoretical analysis to design a continuous ZVS channel using a reduced coupling transformer
for a practical converter, and then to steer the converter operation through this channel by varying the
3-level duty cycles as the power transfer level changes.
Note that all experimental waveforms presented are referred to the primary AC terminals of the
transformer. The converter modulation parameters were set manually using the controlling DSP to
achieve the exact operating conditions required for each experimental test.
Section 5.2 has quantified the maximum ZVS (modified) coupling factor KZVSmax for the conditions
listed in Table 6.3 based on a lossless DAB and a 2-level or 3-level modulation concept. For this
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experimental work, the airgap of the transformer prototype was modified (Table 6.2) for each modulation
concept to adjust the magnetising impedance (and hence the winding coupling factor) to achieve a
close match with the predicted values of KZVSmax . Finally, it is commented that the AC link resistance
(neglected in Sections 5.2 and 5.3) tends to shift the ZVS regions towards lower DC-DC bus voltage
ratios for positive values of δ, and vice versa, as described in Chapter 3.
6.2.1 2-Level Modulation
For 2-level modulation (α = β = pi), the analysis of Section 5.2 identifies KZVSmax as 0.68. From Fig. 6.4,
this corresponds to a physical airgap slightly higher than 1.0 mm. Fig. 6.5 shows the ZVS regions for a
1.0 mm airgap, which predicts that the DAB converter can operate under ZVS conditions over (almost)
the entire DC bus voltage range that is required.
Fig. 6.6 then plots the primary and secondary coil as well as the magnetising RMS current for
both the minimum and maximum DC-DC bus voltage ratios. The total conduction winding loss can be
calculated as follows:
Pcond =
1
2
N=20∑
n=1
Rmσ,p · (Imp )2 +R′mσ,s · (I ′ms )2 (6.5)
where Rmσ,x is the AC link resistance for each coil respectively for each particular harmonic frequency,
and Imx is the peak value of each harmonic current component calculated using (3.4). The significant
increase of magnetising current caused by the large transformer airgap can be seen.
Fig. 6.7 shows selected experimental switching waveforms at the minimum DC-DC voltage ratio of
d = 0.78 for a power transfer of 100 W (close to cusp operating point). As predicted in Section 5.2
and confirmed by this waveform, the converter is comfortably operating in ZVS for these conditions.
Fig. 6.8 shows a matching experimental waveform at the maximum DC-DC voltage ratio of d = 1.13
for a transferred power of 250 W (slightly beyond cusp operating point), where the expected slight ZVS
violation can be confirmed as the primary phase leg current changes polarity at the end of the primary
bridge dead-time period (indicated as thin shadow area) which causes a partial hard switching transition
of the primary bridge as indicated and described earlier in Chapter 3.
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Figure 6.5: 2-level/2-level ZVS regions @ 1.0 mm airgap
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Figure 6.6: 2-level/2-level PSSW modulation @ 1.0 mm airgap
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6.2.2 Adaptive 3-Level Modulation of One Bridge
Forward Operation
From Section 5.2, the value of KZVSmax required to maintain continuous ZVS using 3-level modulation is
slightly below 0.85. According to Fig. 6.4, this corresponds to an airgap dimension of about 0.4 mm.
The additional control degree of freedom obtained for 3-level modulation creates a two-dimensional
solution space (when operating away from the ZVS cusp operating points) that still satisfies the power
transfer requirement and ZVS boundary condition. Hence, the final modulation parameters are selected
such that the total conduction loss in (6.5) are minimised while maintaining ZVS operation.
Minimum DC bus voltage ratio (α variable, β = pi) Fig. 6.9 shows how the narrower ZVS
channel (Note: the channel concept has been previously defined in Chapter 5), created by this higher
3-level modulation coupling factor, can be moved by varying α to maintain continuous ZVS operation
as the transferred power levels (and thus δ) increases. At low power transfer levels, before the ZVS
channel “pinches”, α is set to 2.39, to make the channel straddle the minimum DC bus voltage ratio of d
= 0.78. This both maintains ZVS and achieves the lowest possible conduction losses for power transfer
levels of up to 350 W, as shown in Fig. 6.9(a). Around the cusp operating point, the ZVS channel is
moved up by setting α = 2.77 to maintain ZVS as the power transfer level increases from 400 W (close
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Figure 6.9: 3-level/2-level ZVS regions @ 0.4 mm
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Figure 6.10: 3-level/2-level PSSW modulation @
0.4 mm airgap (d = 0.78)
to the cusp operating point) to over 500 W, as shown in Fig. 6.9(b). This compares very well with the
cusp point value of α = 0.84pi = 2.64, as shown in Fig. 5.9(b) using the lossless analysis. Beyond the
cusp operating point, the ZVS channel opens up, and 2-level modulation is restored by setting α = pi
in Fig. 6.9(c), to again achieve the lowest possible RMS currents. Note that the physical turns ratio of
1:8.5 has been selected such that the centre point of the operating range of d is vertically aligned with
the centre point of the ZVS channel for 2-level bridge modulation and an airgap of 0.4 mm.
Fig. 6.10 shows the magnitude of the (required) magnetising and primary/secondary coil currents and
the consequential I2R winding copper loss for these operating conditions, where the reduced magnetising
current magnitude compared to the previous 2-level modulation concept can be seen. This reduces the
winding losses by 63% at low load condition of 100 W and 28% at the higher load condition of 700 W.
Fig. 6.11 shows experimental waveforms across the three stages, where ZVS has been achieved for all
operating points since the primary and secondary referred bridge current magnitudes at the point of
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Figure 6.11: Experimental waveforms @ 0.4 mm airgap (d = 0.78)
switching are outside the ∆ip and ∆i
′
s limits (shown at the left hand side of these plots). Fig. 6.11(b)
for instance also shows the rapid change in ip that occurs during the HB1 positive transition dead-time
period (shown in grey), which emphasises the importance of ensuring that ip stays outside ∆i
′
p for the
entire dead-time period to guarantee ZVS.
Maximum DC bus voltage ratio (α = pi, β variable) Fig. 6.12 shows the ZVS channel region
created by reducing β for this higher DC bus voltage ratio region. In this particular context of coupling
impedance and DC-DC bus voltage operating region, only one value of β = 2.39 (compared to βcusp =
0.83pi = 2.61 in the lossless model as shown in Fig. 5.9(b)) is sufficient to achieve ZVS and the minimum
RMS objective as the power (and thus δ) increases. Fig. 6.13 shows the magnitude of the magnetising
and primary/secondary currents and the consequential I2R winding losses for these operating conditions.
Fig. 6.14 shows the experimental switching waveforms at the 300 W and 400 W power transfer levels
(straddling the HB4 cusp), where it can be seen that is is only just outside the ∆i
′
s limit at the HB4
transition point. This confirms that the converter is only just operating in ZVS at this power transfer
level as predicted from Fig. 6.12.
For all results presented above, the analytical model well predicts the converter ZVS conditions
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despite further unconsidered second-order effects such as DC bus voltage ripple, device voltage overshoot,
device voltage drop and the (non-linear) variation of the effective ferrite core material permeability.
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Figure 6.14: Experimental waveforms @ 0.4 mm airgap (d = 1.13)
Reverse Operation
Additional experimental results are provided to also confirm continuous ZVS operation in the reverse
(i.e. from secondary-to-primary) power flow direction. Fig. 6.15 and 6.17 show the most constrained
operating points for d = 0.78 and d = 1.13. Fig. 6.16 and 6.18 then present the experimental waveforms
for the respective operating points, to confirm the analytical predictions.
6.2.3 Combined 3-Level Modulation
For AC coupled DC-DC converters, the transformer core loss often becomes dominant at low load
conditions. However, the DAB topology allows the core magnetising current to be actively decreased
in those low power operating regions located away from the most constrained ZVS cusp points towards
δ=0, by varying both bridge duty cycles α and β simultaneously, and thus reducing both bridge volt-
second outputs. This provides a lower magnetising current operating point for the low power transfer
regions which shrinks the available ZVS regions as shown in Fig. 6.19(a) and Fig. 6.19(b). Hence,
as identified in Fig. 6.19, a very precise α/β ratio is required to maintain ZVS converter operation
during this power transfer range and β must be set back to pi as the power transfer level increases and
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Figure 6.15: Reverse power flow: 3-level/2-level
ZVS regions @ 0.4 mm airgap
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waveforms (d = 0.78)
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Figure 6.18: Reverse power flow: Experimental
waveforms (d = 1.13)
the converter moves through the most constrained ZVS region. Fig. 6.20 and 6.21 show a combined
3-level/3-level modulation concept for the minimum and maximum DC bus voltage ratio where β and
α respectively become pi again at the cusp operating points. Note that the reduced core magnetisation
current implicitly reduces the winding losses (which are however rather low in this region anyway).
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0.4 mm airgap (d = 0.78)
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Figure 6.21: 3-level/3-level PSSW modulation @ 0.4 mm airgap (d = 1.13)
6.3 Efficiency Evaluation
As part of a confidential industry project, a customised DAB power stage (rated power: 1.2 kW) has been
assembled using the presented design and operation guidelines to maintain coninuous ZVS operation
by transformer design and adaptive 3-level modulation. It basically replaces the IGBT devices with
the latest geneation of low voltage MOSFET devices for the primary bridge and adequatly sized super-
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junction FETs for the HV secondary bridge. The transformer windings were slightly adjusted to account
for an increased switching frequency.
A power analyser (ZIMMER LMG 500) was used to measure the converter efficiency. The results
presented in Fig. 6.22 show high efficiency values between 96.5%. and 98.5% across (almost) the entire
operating range. Both power and DC bus voltage values (primary/secondary) are scaled on a per unit
basis with respect to their nominal ratings. The auxiliary power supply loss of 0.002 p.u. is not included
in the efficiency measurements. The two marked efficiency points in Fig. 6.22 indicate an incomplete
ZVS transition, i.e. the circulating phase leg current at the switching transition of the secondary bridge
was not sufficient at these (cusp) operating conditions to fully dis-/charge the device charge of the
super-junction FETs within the dead-time period. This means that ∆is was selected as slightly too
low for this particular design context. Note that the use of wide bandgap semiconductor devices with
reduced device charge widens the effective ZVS region, since ∆is can be reduced.
Fig. 6.23 presents the segregated power loss components of the DAB across the entire power range,
for three exemplar DC-DC bus voltage ratios. In addition to the copper winding loss (6.5), the developed
(temperature-dependent) power loss model also considers the switch device voltage drop characteristic
and wide range turn-off loss measurements of the LV and HV switch devices, and a finite element
analytical core loss estimation based on the IGSE (Improved Generalised Steinmetz Equation) briefly
described in Appendix C. The individual component waveforms were generated using a PLECS [130]
circuit simulation.
As could be expected at low power levels, a small percentage increase of I2R winding losses and switch
conduction losses can be observed at partial load conditions. However, since the additional magnetising
current is relatively constant over power, they become less significant at higher power levels. Overall,
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Figure 6.22: Efficiency measurements
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Figure 6.23: Efficiency measurements and loss breakdown for 3-level/3-level PSSW modulation @ 0.4
mm airgap
both the model and the experiment indicate that the total converter efficiency only slightly reduces over
its entire power range, particularly as the DC bus voltages move away from a unity ratio.
The verified power loss model is now further used to illustrate the expected DAB efficiency and loss
breakdown for a 2-level/3-level modulated ZVS soft switched DAB with 0.4 mm transformer airgap for
d = 1.04 in Fig. 6.24(a). As could be expected, mainly the core loss is significantly increased at partial
load in comparsion to Fig. 6.23(a). Fig. 6.24(b) then shows the model results for a 2-level/2-level
modulated ZVS soft switched DAB with a 1.0 mm airgap transformer. Due to the heavily reduced
magnetising inductance, the conduction loss in the switch devices and the transformer coils increase
significantly. The core loss remains similar to Fig. 6.24(a) since the core flux density B depends on the
absolute volt-second output applied from each bridge (defined by the DC bus voltage magnitudes, α
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Figure 6.24: Loss breakdown comparison using alternative PSSW modulation concepts and their re-
spective minimum airgap requirement for continuous ZVS operation
and β), the operating frequency wsw, the number of turns N and the core cross section area Ae and is
essentially independent of the core gap dimension itself.
It is commented that the final converter hardware specifications cannot be disclosed in this thesis
because of company IP protection issues. Instead, the presented per unit figures are used to confirm the
benefits of the proposed design and modulation concepts for any particular DAB application context.
6.4 Constrained ZVS Operation for Off-Nominal Turns Ratio
Irrespective of the analysis strategy and framework used, the ZVS objective that has been conventionally
used is to firstly ensure ZVS is achieved over as wide an operating range as possible, and then to adjust
the modulation strategy (and sometimes the magnetic component design) to reduce the RMS magnitude
of the AC circulating current within this primary ZVS constraint [38] [36] [40] [56]. Unfortunately with
this objective, the magnitude of the circulating current at the instant of phase leg commutation can
be quite high, particularly for a bridge operating with a low DC bus voltage and a high magnitude
output current. If, for instance, the converter boost ratio d is further increased (absolute d > 10
without consideration of transformer turns ratio) by reducing the lower voltage (LV) bus voltage while
maintaining the same peak power transfer, the LV switching energies will further increase. Consequently
even under ZVS conditions, the parasitic loop inductance within the bridge commutation cell can still
lead to substantial turn-off switching losses [131], which may become dominant in the overall loss
breakdown for such a DAB application and impact the thermal constraints of the LV bridge towards a
lower maximum power level.
This section now proposes a constrained ZVS operating strategy to reduce these losses, by ensuring
that just sufficient circulating current is flowing into the phase leg at the instant of its bus-to-bus volt-
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age transition to guarantee that complete ZVS switching occurs. The approach uses the results of the
previous chapters to precisely identify the magnitude of the circulating current at this instant, taking
into account second-order effects such as complex link impedance networks, dead-time and device capac-
itance. It then employs adaptive 3-level bridge output voltage modulation to identify the region where
the magnitude of the switched phase leg commutation current is just above the minimum required value
to guarantee a complete ZVS charge transition, while also being kept below a maximum switched cur-
rent magnitude to limit the device losses caused by parasitic inductance. To achieve an adequately wide
range for this constrained ZVS operation, careful design of the coupling transformer with a deliberate
off-nominal turns ratio and a reduced winding coupling factor is required. The analytical predictions of
the proposed strategy have been experimentally verified for a reference DAB system.
6.4.1 Limitation of Maximum Switched Phase Leg Current
Determining the ZVS Transition Current Magnitude
The current magnitudes during each phase leg commutation process can be found by evaluating their
solution at various points in time from the device turn-OFF until the active turn-ON of the incoming
opposite device (i.e. during the entire dead-time period). Using this approach, the absolute magnitude
of each half-bridge current at the associated phase leg switching instant is given by
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where irHBi(i ∈ {1, 2, 3, 4}) is positive if the phase leg output current of HBi flows into the phase leg as
the lower device turns OFF (ZVS condition).
Constraining the ZVS Region to Minimise the Switched Phase Leg Current
To achieve reliable ZVS transition, the ingoing phase leg current needs to be evaluated during the entire
dead band period, i.e. for r = 0 and r = 1 (and all values in between), to determine the minimum
(absolute) current magnitude required during this period. Note that depending on the derivative of the
load current (i.e. the operating condition) the dead-time correction may or may not influence the actual
ZVS boundaries, as emphasized in Chapter 3. The ZVS conditions can be re-written as follows:
min
r
{irHB1, irHB2} ≥ ∆ip (HB1 and HB2) (6.7a)
min
r
{irHB3, irHB4} ≥ ∆is (HB3 and HB4) (6.7b)
where ∆ip and ∆is are (again) the minimum absolute phase leg current magnitudes that must be
maintained during a dead-time period, to inject sufficient charge into the phase leg device capacitances
to reliably achieve a ZVS bus-to-bus voltage transition, as is illustrated in Fig. 3.12.
For a lower voltage (LV) primary bridge DC bus, the switch power loss Psw,loss can be determined
from [131] using an analytical switch loss model of high-current MOSFET devices (typically the most
suitable for these applications) to be
Psw,loss =
LparVBR,DSS(i
r=0
HB1/2)
2
2(VBR,DSS − 2Vp,DC) fsw (6.8)
where Lpar is the total parasitic commutation loop inductance and VBR,DSS is the rated device breakdown
voltage. Since the lower boundary of Lpar is usually practically limited by the physical constraints of
the component dimensions, (6.8) identifies that the switching loss can only be effectively reduced by
lowering the initial turn-off current magnitude ir=0HB1/2 (for a target switching frequency fsw).
If r = 0 is selected in (6.6) no dead-time correction is included into the analysis and the phase
leg current is solely evaluated at the point of device turn-OFF. This evaluation can now be used to
determine the inital amount of switched commuation current. The additional constraint to limit the
ZVS turn-OFF current magnitude to values below the maximum accepted value of imaxp,sw becomes
ir=0HB1 ≤ imaxp,sw (HB1) ir=0HB2 ≤ imaxp,sw (HB2) (6.9)
Using the boundary conditions defined by (6.7) and (6.9), β is now varied to locate a constrained
ZVS region, within which a complete ZVS transition will occur while the initial turn-OFF current value
is below a maximum value, to match the actual DC bus voltage ratio and power transfer. Fig. 6.25
shows this process. In this figure, the solid blue curve defines the ZVS boundaries for the primary bridge
phase legs HB1 and HB2, while the red curve defines the matching ZVS boundaries for the secondary
bridge phase legs HB3 and HB4 to guarantee the minimum ZVS turn-OFF current magnitudes ∆ip and
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∆is. The dotted blue curve then defines the added primary bridge switched current operating limit for
d as δ varies. Below this line the circulating current magnitude at the turn-OFF switching instances
will be unacceptably high.
Modulation Strategy and Design Implication
Without loss of generality, the primary bridge is now assumed to be connected to the LV DC bus.
This means that it has the higher magnitude circulating current, which must be reduced to as small a
value as possible for each bridge phase leg (HB1 and HB2) at their switching instances, to limit their
switching losses caused by parasitic loop inductance. This is typically best achieved by ensuring that
the two phase leg currents have the same magnitude at their commutation instances, which means that
the primary bridge must operate with 2-level PSSW modulation, i.e. α has to be set to pi (radians).
Consequently only the secondary bridge duty cycle variable β remains as a degree of freedom to keep
the converter operating in the constrained ZVS loss region.
Chapter 5 has identified that 3-level DAB modulation, in conjunction with a lowered coupling factor
transformer design, can create a ZVS region that extends across the required operating range of δ, but
only for a limited range of DC bus voltage ratios d. For the condition now where α = pi, the referred
DC-DC bus ratio d must typically be greater than 1.0, which creates the ZVS regions shown in light grey
in Fig. 6.25, according to (6.7). These conditions mean that an off-nominal turns ratio transformer must
be used to match these higher values of d to the actual DC bus voltage windows of the two bridges.
The constrained ZVS region is then defined by merging the previous definition (solid line) with the
additional constraint (6.9) such that the primary bridge phase leg turn-off currents are below a certain
maximum (dotted line), to result in the dark grey area ZVS*.
As already explored in Chapter 3 the center of the ZVS region can be vertically adjusted with
the DC-DC bus voltage ratio d by changing the α/β ratio. It can be seen from the figure that the
constrained ZVS* region moves up accordingly towards higher values of d as the secondary bridge duty
cycle β reduces (from 2.8 to 2.0 radians) for a constant primary bridge duty cycle α. In addition, the
horizontal width of the “flat section area” increases as the two secondary bridge ZVS boundaries for HB3
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Figure 6.25: Constrained ZVS regions for varying β
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and HB4 are further misaligned. However, since dead-time effects have been included into this analysis,
the constrained ZVS region disappears for larger (positive) values of δ, i.e. where the conditions of a
minimum ZVS current magnitude and a maximum initial turn-OFF current conflict.
The maximum forward power transfer limit where the converter is still capable to operate under these
ZVS conditions is identified by the intersection of the solid and dotted blue lines. Furthermore, while this
power limit can be increased by reducing β (from 2.8 to 2.0 radians), this is at the expense of requiring
a higher DC bus voltage ratio d, which limits the DAB operating context in other ways and inevitably
increases the circulating RMS currents in the DAB AC link, as has already been described in [1]. Also,
as shown by Fig. 6.25, the secondary bridge phase legs HB3 and HB4 are operated further away from
their respective ZVS boundaries inside the constrained ZVS operating region. The proposed design and
operating strategy hence forces the secondary converter bridge, connected to the higher voltage DC bus,
to always switch the (increased) peak current magnitude of the AC link current (HB3 for δ ≥ 0 and
HB4 for δ ≤ 0). However, as the current magnitudes are generally lower at the high voltage bridge, their
switching energy is generally not as critical since a significant step-up transformer turns ratio is assumed
to account for an even larger DC-DC bus voltage ratio. Trading off between these competing influences
of increased circulating reactive RMS currents versus reduced low-voltage side switching energies now
becomes a design/operation optimisation challenge for any particular application context.
6.4.2 Experimental Results for Off-Nominal Turns Ratio
An exemplar DAB system is presented to showcase the use of the analysis principles outlined above to
achieve a constrained ZVS turn-OFF condition for a DAB with a varying secondary side DC bus voltage,
and primary-to-secondary power transfer. Table 6.4 lists the fundamental operating parameters and
constrained ZVS conditions for this test system. In order to maintain operation inside the constrained
ZVS region, the referred DC-DC ratio is always operated well above d = 1 as has been discussed
previously. The transformer design of the previous sections (PROT 4) is re-used and has already been
characterised in Table 6.2 and 6.3. Note that the turns ratio now becomes significantly off-nominal due
to the modified DC-DC voltage ratio operating conditions.
Using (6.6)- (6.9) the PSSW angles β and δ can be determined for a positive power transfer from
100 W to 600 W, to maintain the DAB within the constrained ZVS* region, while the RMS circulating
currents in (3.4) were reduced as much as possible in the remaining solution space. Fig. 6.26 shows
the analytical predictions for an increasing primary-to-secondary power transfer with d = 1.47, as β
increases from 1.73 to 2.05 radians. For a power transfer of 100 W, β is set to be 1.88 radians in Fig.
6.26(b) as a lower value would otherwise violate the boundary condition of (6.7) in Fig. 6.26(a). As the
2Vp,DC 2Vs,DC ∆ip ∆is i
max
p,sw P
max
p,DC dmin / dmax fsw ρDTp ρDTs
20 V 225V - 250V 2 A 1.5 A 20 A 600 W 1.35 / 1.47 20 kHz 0.13 rad negl.
Table 6.4: DAB prototype and constrained ZVS operating conditions
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Figure 6.26: ZVS trajectory for reference DAB system (d = 1.47)
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Figure 6.27: Experimental waveforms for high-boost DAB (d = 1.47)
power (and δ) increases to 200 W and 300 W, β reduces to achieve reduced circulating RMS currents in
the AC link, and then increases again for 400 W and beyond. At 600 W, the maximum power transfer
is reached, as a further increase of β or δ would violate the primary bridge conditions of (6.7) and/or
(6.9).
Fig. 6.27 now shows the matching experimental waveforms with marked primary bridge turn-OFF
current magnitudes and the dead band periods. Note that the secondary AC link current is intentionally
cropped at higher power transfer to maintain visual focus on the primary bridge current waveform at the
low voltage DC bus. As can be seen, the DAB converter operates (almost) entirely inside the constrained
ZVS region, which shows the validity of the suggested approach. However, as predicted by the analytical
model in Fig. 6.27(c), the DAB operates very close to the primary bridge ZVS boundary, which is
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Figure 6.28: ZVS trajectory for reference DAB system (d = 1.35)
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Figure 6.29: Experimental waveforms for high-boost DAB (d = 1.35)
experimentally confirmed by the two bottom plots of Fig. 6.27. The primary bridge output voltage
begins to reduce to zero towards the end of the dead-band as the phase leg current changes polarity
and the current commutes to the opposing diode, which causes a partial hard switching transition
(indicated by the arrows). Note however that for this partial hard switching transition, the opposite
diode is still prevented from conducting current as the device capacitors do not become entirely reverse
charged. Note that this observation indicates a slight mismatch between the experimental result and the
model prediction, mainly traced back to the deviation between the FEA simulation and slightly higher
experimentally realised value of magnetising inductance as per Table 6.2 (the subsequent primary bridge
ZVS boundary has been re-drawn as solid black line into Fig. 6.26(c)). Further misaligments may occur
due to the non-ideal voltage switching pattern (e.g. IGBT voltage drop, finite dv/dt slope transition, DC
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Figure 6.30: Partially hard switched primary bridge voltage transitions (d = 1.35)
bus resistance) and non-linear variations of the AC link impedance network. Of course a safety margin
can always be included by increasing the value of ∆ip. However for this example, the value has been
selected very close to the zero current crossing.
An equivalent analysis including experimental validation has been conducted for the minimum DC-
DC bus voltage ratio d = 1.35. Fig. 6.28 shows the analytical predictions. As the converter is now
operating closer to d = 1, the values of β are generally selected higher to reduce the α/β ratio (as
compared to d = 1.47). Otherwise, it can be observed again that β increases with power from 2.04 to
2.70 (note that β equals 1.77 at 200 W). Fig. 6.28(c) then shows how a further increase of δ would not
comply with (6.9) any further, which limits the maximum DAB power transfer capability. Fig. 6.29
now shows the matching experimental waveforms, while Fig. 6.30 provides an expanded view of the
primary bridge voltage transition at 400 W and 500 W. From the primary bridge current waveform of
ip in these figures it can clearly be seen how the constrained ZVS region (ZVS*) of the primary bridge
starts to restrict the marked operating points in Fig. 6.30(b) as δ (and thus power) increases: while for
400 W, the switched current magnitude ir=0HB1/2 is still well below i
max
p,sw, it gets closer to this limit at 500
W. On the other hand, both operating points indicate that ip is just about to change polarity when the
ingoing device is gated ON.
6.5 Summary
This chapter applied the design guidelines from Chapter 5 to an experimental DAB system to confirm
the validity of continuous ZVS operation, and then to a customised DAB prototype to show the impact
on the DAB efficiency and power loss distribution. A moderately reduced magnetising inductance in
combination with an adaptive 3-level modulation scheme is shown to always maintain ZVS of all four
DAB phase legs while the conduction losses are only slightly affected. An alternative DAB design
approach has then been presented by introducing a constrained ZVS region to reduce the ZVS device
turn-OFF commutation loss for a high-boost DAB, caused by the parasitic commutation inductance.
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7 Determination of DC Bus Harmonics 1
Chapters 3-6 have explored advanced ZVS boundary conditions taking advantage of the proposed Fre-
quency Domain Analysis (FDA) approach. Indeed most research investigations into the DAB topology
have focused on design and operating techniques with respect to the AC link. Chapter 7 now applies
FDA to investigate the DC bus waveforms, recognising that the Phase Shifted Square Wave (PSSW)
modulation process of a DAB injects high-magnitude current harmonics into each DC port at mul-
tiples of the primary switching frequency. These harmonics can potentially excite resonances in the
LC circuits created by parasitic second-order filter impedances such as wiring inductances in the DC
bus connections. The outcome can be substantial voltage and/or current oscillations on the DC buses,
particularly when higher switching frequency, wider band-gap devices such as Silicon-Carbide (SiC) or
Gallium-Nitride (GaN) devices are used.
This chapter now analytically derives the magnitude and frequency of the DC bus harmonic current
components for single phase and three-phase DAB converters, for any DC-DC bus voltage ratio, PSSW
modulation parameters and AC link coupling impedances. This analysis is then extended to express the
DAB power transfer for any design and operation context.
7.1 Single Phase DAB
Fig. 7.1 shows the topology of a single phase DAB, where the two bridges are (again) coupled by a generic
admittance matrix [Y ]. The typical DC bus arrangement for this topology has high-frequency DC bus
capacitors with a finite capacitance CDC and ESR resistance RESR that are located in close proximity
to the bridge semiconductor devices, e.g. ceramic capacitors or film polypropylene (PP) capacitors, to
buffer the energy required to support the switching transitions and minimise the stray commutation
inductance. A certain distance away, the primary energy source, e.g. electrolyte bulk capacitors or
a storage battery, connects to the inner DC bus via a (short) conductor and/or an external discrete
choke. This creates a parasitic impedance LDC/RDC that forms a resonant circuit with the inner DC
bus capacitance CDC, as shown in the figure.
1Material in this chapter was first published in:
J. Riedel, D. G. Holmes, B. P. McGrath, and C. Teixeira, ”Determination of dc link harmonics in dual active bridge
dc-dc converters using frequency domain analysis,” in 2016 IEEE 8th International Power Electronics and Motion Control
Conference (IPEMC-ECCE Asia), pp. 70-77, May 2016.
J. Riedel, D. G. Holmes, B. P. McGrath, and C. A. Teixeira, ”Active suppression of selected dc bus harmonics for dual
active bridge dc-dc converters,” IEEE Transactions on Power Electronics, vol. PP, no. 99, pp. 1-1, 2017.
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Figure 7.1: Single Phase DAB including lumped parasitic DC bus impedance
7.1.1 Fundamentals
The DC bus harmonic current components for any arbitrary operating condition and DAB AC coupling
impedance will now be determined using harmonic decomposition analysis of the PSSW switching pat-
tern. In addition, this analysis is used to show how the PSSW modulation parameters and transformer
impedance elements influence the DAB power transfer.
Without loss of generality, the analysis is carried out at the primary DAB converter bridge and DC
bus. In general terms, the DAB AC link current can be expressed as a sum of harmonic sinusoids, viz
ip(wswt) =
∞∑
n=1
imp (wswt) =
∞∑
n=1
Imp sin(mwswt+ θ
m
p ) (7.1)
The magnitude and phase angle of each of these harmonic components can be found by applying two-
port network analysis to the 3-level modulation strategy for both converter bridges assuming negligible
ripple in the DC bus voltage. The relationship between the AC link currents and the DAB switched
bridge output voltages can thus be recalled from (3.4) for each harmonic component using AC phasor
theory as
Imp ∠θmp
Ims ∠θms
 = 4Vp,DC
pim
Y mp,p∠γmp,p Y mp,s∠γmp,s
Y ms,p∠γms,p Y ms,s∠γms,s

 1∠ {m[α/2]} − 1∠ {m[−α/2]}
d∠ {m[β/2− δ]} − d∠ {m[−β/2− δ]}
 (7.2)
where d is the DC-DC bus voltage ratio (incl. the transformer turns ratio Np/Ns) and m = [2n−1] with
n = 1,2,...N .
The primary bridge switching functions “crop” the harmonic AC link currents described by (7.1)
into discontinuous segments on the DC bus, as shown in Fig. 7.2 for the first and third AC harmonic
current components. These segments can then be expressed as another set of harmonic components
using a Fourier series, giving a resulting DC bus current in harmonic form of
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Figure 7.2: Translation from AC link to DC bus current harmonics in time domain
ip,DC =
∞∑
k=0
ikp,DC(wswt) =
a0p
2
+
∞∑
k=1
 a
k
p cos(kwswt)
+bkp sin(kwswt)
 (7.3)
From Fig. 7.2 it can be seen that a positive DC bus current component only flows during the period
−α/2 ≤ wt ≤ α/2 through switches Sp,1 and Sp,4, while a negative DC link current component only
flows during the period pi − α/2 ≤ wt ≤ pi + α/2 through switches Sp,2 and Sp,3. Using these limits, the
harmonic co-efficients of (7.3) can be determined by a Fourier integral of the form
Ikp,DC∠θkp,DC = ckp = akp + jbkp =
1
pi

α
2∫
−α
2
ip(wswt)e
jkωswtd(ωswt)−
pi+α
2∫
pi−α
2
ip(wswt)e
jkωswtd(ωswt)
 (7.4)
Substituting (7.1) into (7.4) gives
ckp =
1
pi

α
2∫
−α
2
∞∑
n=1
Imp sin(mwswt+ θ
m
p )e
jkωswtd(ωswt)
−
pi+α
2∫
pi−α
2
∞∑
n=1
Imp sin(mwswt+ θ
m
p )e
jkωswtd(ωswt)
 (7.5)
which can be rearranged as
ckp =
1
pi
∞∑
n=1
Imp

α
2∫
−α
2
sin(mwswt+ θ
m
p )e
jkωswtd(ωswt)
−
pi+α
2∫
pi−α
2
sin(mwswt+ θ
m
p )e
jkωswtd(ωswt)
 (7.6)
Using the relationship
sin ∆ =
ej∆ − e−j∆
2j
(7.7)
(7.6) can be solved as
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ck(odd)p = 0
ck(even)p =
1
pi
∞∑
n=1
Imp

[k−m](ej[k+m]
α
2 −e−j[k+m]
α
2 )e
jθmp
−[k2−m2] +
[k+m](e
j[k−m]α
2 −e−j[k−m]
α
2 )e
−jθmp
−[k2−m2]

(7.8)
This reduces, for even k, to
akp =
∞∑
n=1
Imp
2
[
(k +m) sin{θmp } sin{α/2(k −m)}+ (k −m) sin{θmp } sin{α/2(k +m)}
]
pi(k2 −m2)
=
4
pi
∞∑
n=1
Imp
sin(θmp )
(k2 −m2)
 k sin( kα2 ) cos(mα2 )
−m cos( kα
2
) sin(mα
2
)
 (7.9a)
bkp =
∞∑
n=1
Imp
2
[
(k +m) cos{θmp } sin{α/2(k −m)} − (k −m) cos{θmp } sin{α/2(k +m)}
]
pi(k2 −m2)
=
4
pi
∞∑
n=1
Imp
cos(θmp )
(k2 −m2)
m sin( kα2 ) cos(mα2 )
−k cos( kα
2
) sin(mα
2
)
 (7.9b)
Eqn. (7.9) defines the co-efficients of each of the harmonic components of the DC bus current that
flows between the DC bus capacitors and the primary-side single phase bridge. From (7.8), it can also
be concluded that the DC bus current contains only even harmonic multiples of the switching frequency,
as could be expected since the odd switching harmonics of the modulation process convolve with the
odd AC link current harmonics to produce only even DC bus harmonic components. The total harmonic
distortion of the (primary) DC bus current then becomes
THDp =
√∑∞
l=1(I
k
p,DC)
2
i0p,DC
, k = [2l], l = 1, 2, 3... (7.10)
which is the DC equivalent of the AC link reactive power circulating current.
7.1.2 DC Power Transfer Relationship
A general expression for the power Pp,DC transferred between the DC source and the primary bridge
can now be derived from (7.9) by setting k = 0 to select the DC current component, i.e.
i0p,DC =
a0p
2
=
2
pi
∞∑
n=1
Imp
sin(θmp )
m
sin(
mα
2
) (7.11)
and multiplying it by the (primary bridge) DC link voltage to get
Pp,DC = 2Vp,DC · i0p,DC = 4Vp,DC
pi
∞∑
n=1
Imp
sin(θmp )
m
sin(
mα
2
) (7.12)
where Imp and θ
m
p are defined by (3.4) and vary depending on the values of α, β and δ.
This relationship can be confirmed for a standard 2-level modulated DAB (α = β = pi) with an ideal
coupling inductance L, i.e.
Y mp,p∠γmp,p = Y ms,s∠γms,s =
1
mwswL
∠− pi
2
Y mp,s∠γmp,s = Y ms,p∠γms,p =
1
mwswL
∠pi
2
(7.13)
CHAPTER 7. DETERMINATION OF DC BUS HARMONICS 101
Substituting these simplifications into (3.4) gives the phasor relationship of
Imp sin(θ
m
p ) sin(
mpi
2
) =
8dVp,DC
m2piωswL
sin(mδ) (7.14)
as illustrated in Fig. 7.3.
Re
(7.14)
Im
Figure 7.3: 2-level phasor diagram for ideal L
Further substituting (7.14) into (7.12), with α = pi, gives
Pp,DC =
4dV 2p,DC
ωswL
∞∑
n=1
8
pi2
sin(mδ)
m3
(7.15)
which, solving the summation series for |δ| ≤ pi, becomes
Pp,DC =
d(2Vp,DC)
2
ωswL
δ
(
1− |δ|
pi
)
(7.16)
This result is identical to the power equation reported in [1] using piece-wise linear time domain
analysis. Fig. 7.4 shows the normalised relationship between Pp,DC and the 3-level modulation control
variables using (7.12) and (3.4) with discrete values of δ, for
 an idealised inductance (i.e. transformer with infinite magnetising inductance), Fig. 7.4(a),
 a transformer with reduced magnetising inductance and zero AC resistance, Fig. 7.4(b),
 an idealised inductance with significant series AC resistance, Fig. 7.4(c), and
 a transformer with reduced magnetising inductance and significant AC resistance, Fig. 7.4(d).
Each surface in these figures shows how the DC bus power transfer level changes for a constant δ
(each surface implies a specific value of δ ∈ {0, pi/8, pi/4, 3pi/8, pi/2}) as the primary and secondary bridge
duty cycles α and β are varied. Note that for significantly resistive AC link impedance elements, the
absolute primary and secondary DC bus power flow do not match due to the intermediate resistive
losses. Also, if the DC-DC bus voltage ratio d moves further away from unity (i.e. d=1), an active
power transfer occurs even for non phase-shifted bridge output voltage patterns (i.e. δ=0) and 2-level
modulation.
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Figure 7.4: Power transfer for different AC network impedances across α− β range (d = 1)
Typically, if a pre-dominantly inductive AC link impedance is considered, the power increases mono-
tonically with any of the modulation angles as can be seen in Figs. 7.4(a) and 7.4(b). Hence δ must be
co-operatively adjusted to maintain a constant level of power transfer if either of these variables α and β
are arbitrarily varied. A deliberate control action to suppress a particular DC bus harmonic component
as proposed in Chapter 8, by for example reducing α, must be combined with a matching increase in δ
to maintain a constant power transfer (assuming β cannot be varied as an alternative control variable
because the secondary bridge is operating with 2-level modulation, i.e. β = pi, as is typically the case
to achieve ZVS if d < 1).
7.2 Three-Phase DAB
7.2.1 Fundamentals
Fig. 7.5 shows the matching topology for a three-phase DAB. Note that for a three-phase DAB, the
three phase legs of each bridge are switched as a 120◦ displaced set of square waves, with the two sets
of square waves phase shifted by δ to control the power flow between the two bridges.
As already shown for to the single phase DAB, the AC link currents flowing through each phase of
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p+
p-
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Figure 7.5: Three-Phase DAB including lumped parasitic DC bus impedance
the interconnecting network of a three-phase DAB can also be expressed in harmonic form as
ip1(wswt) =
∞∑
n=1
Imp sin(mwswt+ θ
m
p ) (7.17a)
ip2(wswt) =
∞∑
n=1
Imp sin(m[wswt− 2pi/3] + θmp ) (7.17b)
ip3(wswt) =
∞∑
n=1
Imp sin(m[wswt− 4pi/3] + θmp ) (7.17c)
A similar process can now be used to determine the DC bus harmonics of a balanced three-phase
DAB converter, with the topology and the modulation scheme shown in Fig. 4.1.
At each harmonic frequency (except for triplen harmonics), the phase leg output voltages form a
balanced three-phase set with a zero magnitude star point voltage (as explained in Chapter 4). Hence
the phase current harmonic components can be solved as a single phase equivalent circuit using AC
phasor theory as before (except for triplen harmonics where no AC current flows), and expressed as
Imp ∠θmp
Ims ∠θms
 = 4Vp,DC
pim
×
Y mp,p∠γmp,p Y mp,s∠γmp,s
Y ms,p∠γms,p Y ms,s∠γms,s

 1∠0
d∠−mδ
 ∣∣∣∣∣
(m 6=triplen)
(7.18)
The DC bus current now becomes the summation of the “cropped” segments of these currents
produced by the three-phase leg switching functions, which have an identical waveshape, but are phase
shifted by 2pi/3 and 4pi/3 from phase leg 1 for phase legs 2 and 3 respectively. Hence the DC bus harmonic
current will have the same form as (7.3), but with harmonic component co-efficients defined by
ckp = a
k
p + jb
k
p =
1
pi
∞∑
n=1
Imp

∫ pi
0
sin(mωswt+ θ
m
p )e
jkωswtd(ωswt)
+
∫ 5pi/3
2pi/3
sin(m[ωswt− 2pi/3] + θmp )ejkωswtd(ωswt)
+
∫ 7pi/3
4pi/3
sin(m[ωswt− 4pi/3] + θmp )ejkωswtd(ωswt)

(7.19)
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Note that the reference angle zero position has been changed from the single phase DAB waveform
for consistency with Chapter 4. Also, triplen m can be excluded since no AC current flows for these
harmonics. Again using (7.7), (7.19) can be solved as
ckp =
1
2pi
∞∑
n=1
Imp

e
jθmp
[k+m]
 ej0 + e
jk 2pi
3 + ejk
4pi
3
-ejmpi(ejkpi + ejk
5pi
3 + ejk
7pi
3 )
 -
e
-jθmp
[k−m]
 ej0 + e
jk 2pi
3 + ejk
4pi
3
-e-jmpi(ejkpi + ejk
5pi
3 + ejk
7pi
3 )


(7.20)
which, recognising that m is always odd, produces non zero co-efficient values only for even and triplen
k, i.e.
ckp =
3
pi
∞∑
n=1
Imp
[k −m]ejθmp − [k +m]e−jθmp
[k2 −m2]
∣∣∣ m 6=triplen
k=0,6,12,...
(7.21)
Eqn. (7.21) can be further reduced to
akp =
6
pi
∞∑
n=1
Imp
− cos(θmp )m
(k2 −m2)
∣∣∣ m6=triplen
k=0,6,12,...
(7.22a)
bkp =
6
pi
∞∑
n=1
Imp
sin(θmp )k
(k2 −m2)
∣∣∣ m 6=triplen
k=0,6,12,...
(7.22b)
which defines the co-efficients of the harmonic components of the DC bus current that flows between
the DC bus capacitors and the primary side of a three-phase DAB. From (7.21) and (7.22), it can be
seen that the DC bus current for a three-phase DAB contains only integer multiples of 6 with respect to
the switching frequency, as could be expected by the nature of a balanced three-phase converter stage.
7.2.2 DC Power Transfer Relationship
A general expression for the power Pp,DC transferred between the DC source and a three-phase DAB
primary bridge can be derived by setting k = 0 to select the DC current component and again multiplying
it by the DC bus voltage, viz
Pp,DC = 2Vp,DC · i0p,DC = 2Vp,DC ·
a0p
2
(7.23)
Substituting the harmonic co-efficient from (7.22) gives
Pp,DC =
6Vp,DC
pi
∞∑
n=1
Imp
cos(θmp )
m
∣∣∣ m6=triplen
k=0,6,12,...
(7.24)
This result can again be confirmed under the simplification of an ideal coupling impedance, to give
Imp cos(θ
m
p ) =
4dVp,DC
m2piωswL
sin(mδ) (7.25)
Reflecting (7.25) into (7.24) gives
Pp,DC =
4dV 2p,DC
ωswL
∞∑
n=1
6 sin(mδ)
pi2m3
∣∣∣
m 6=triplen
(7.26)
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The summation in (7.26) can be converted into a continuous (infinite) series summation by replacing
sin(mδ) for non-triplen m, with
1
3
 3 sin(mδ)− sin(mδ)− sin(m[δ − 2pi
3
])− sin(m[δ − 4pi
3
])

∣∣∣
m
(7.27)
Hence (7.26) can be expressed as
Pp,DC =
4dV 2p,DC
ωswL
2
∞∑
n=1
2 sin(mδ)
pi2m3
− sin(m[δ −
2pi
3
])
pi2m3
− sin(m[δ −
4pi
3
])
pi2m3
(7.28)
Taking into account periodicity and absolute value considerations for the two regions of |δ| ≤ pi3 and
pi
3 < |δ| ≤ pi2 , (7.28) can be reduced to
Pp,DC =

d(2Vp,DC)
2
ωswL
δ
(
2
3
− |δ|
2pi
)
for |δ| ≤ pi
3
d(2Vp,DC)
2
ωswL
δ
(
1− |δ|
pi
− pi
18|δ|
)
for pi
3
< |δ| ≤ pi
2
(7.29)
which is identical to the power equation reported in [1] using piece-wise linear time domain analysis.
7.3 Summary
This chapter has extended the fundamental AC link analysis in Chapters 3 and 4 to quantify the
magntiude of the harmonic frequencies in the DC bus output current, subject to the DC-DC bus voltage
ratio, the AC link impedances and the modulation parameters. The zero order DC bus harmonic is
then used to express generic power transfer relationships for a single and three-phase DAB.
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8 Active Suppression of DC Bus Harmonics 1
The analysis of the DC bus current harmonics in Chapter 7 is now used to address the practical
issues in the DC bus filter design that can lead to harmonic problems such as excessive electromagnetic
interference (EMI), significant filter stress and eventual component failure. Conventionally, the relatively
large DC bus filter capacitor (or inductor) that is normally used in a DAB helps to suppress these DC
bus dynamics by creating a reasonably low filter cut-off frequency. However, the use of adaptive 3-level
modulation for a single phase DAB provides a much greater solution space to achieve a desired power
transfer condition, with the three PSSW control angles that are available. This chapter now explores
the additional use of these angles to selectively suppress particular DC bus current harmonics across
the entire operating range of the converter as an alternative approach reducing the filter capacitor size
to the minimum value required to support the bridge switching transitions, with low-order modulation
harmonics absorbed by the terminating impedance (e.g. a battery or an external bulk capacitive element)
without creating a resonance hazard. This new active harmonic suppression (AHS) strategy is validated
by theory, simulation and matching experimental results.
8.1 Bridge Filter Capacitor and Parasitic Resonant Circuit
Fig. 8.1(b) shows a typical physical arrangement for such a bridge, where the parasitic inductance
LDC created by the wiring connection from the bulk DC electrolytic capacitors (2x Kendeil KO1450222,
paralleled) via the DC bus capacitor (1x Kemet 463R4100) to the DC tabs of the phase leg module can
be clearly seen. Fig. 3.1(c) shows the 3-level PSSW modulation strategy that is used to modulate the
DAB, where each phase leg is switched with a square wave, the primary and secondary bridge phase
leg square waves are displaced by α and β respectively to produce reduced magnitude bridge output
voltages, and the two bridge output voltages are displaced by δ to control the power flow (δ: load angle).
From Fig. 8.1(a), it can be seen that the DC bus current harmonics will share between the high-
frequency bus capacitor branch RESR/CDC and the parasitic inductance connection RDC/LDC to the
external source according to Kirchoff’s current law. Hence the harmonic currents that flow into the
external source from DC bus harmonics injected into the DC bus by the phase leg, are given by (for an
ideal external voltage source with Csrc →∞)
1Material in this chapter was first published in:
J. Riedel, D. G. Holmes, B. P. McGrath, and C. A. Teixeira, ”Active suppression of selected dc bus harmonics for dual
active bridge dc-dc converters,” IEEE Transactions on Power Electronics, vol. PP, no. 99, pp. 1-1, 2017.
108 8.1. BRIDGE FILTER CAPACITOR AND PARASITIC RESONANT CIRCUIT
p+
p-
s+
s-
(a) Topology and HF transformer impedance
(b) Experimental DC bus filter arrange-
ment
Figure 8.1: Single Phase DAB including lumped parasitic DC bus impedance
Iksrc∠θksrc = Gktf,src∠θktf,src · Ikp,DC∠θkp,DC where
Gktf,src∠θktf,src =
1 + jkwswR
k
ESRCDC
1− (kwsw)2LDCCDC + jkwswCDC(RkDC +RkESR)
(8.1)
The high-frequency bus capacitor current harmonics can similarly be determined as
Ikcap∠θkcap = Gktf,cap∠θktf,cap · Ikp,DC∠θkp,DC where
Gktf,cap∠θktf,cap =
−(kwsw)2LDCCDC + jkwswRkDCCDC
1− (kwsw)2LDCCDC + jkwswCDC(RkDC +RkESR)
(8.2)
The second order denominator of (8.1) and (8.2) clearly identifies an oscillation hazard if the resonant
frequency of the DC side impedance is close to a DC bus current harmonic component of significant
magnitude. Note that the parasitic inductance in LDC as well as any passive damping caused by the
parasitic resistance RDC may be difficult to determine at the design stage, and hence identifying a DC
bus resonant frequency (fDC,res) hazard before experimental testing can be very challenging.
Fig. 8.2 presents Bode plots for the DC filter frequency characteristic Gktf,src∠θktf,src of the exemplar
physical bridge (parameters listed in Table 8.1), for increasing values of DC bus bridge capacitance and a
constant parasitic DC bus inductance of 200 nH connecting to the external power source. The damping
resistances RDC and RESR were estimated by developing a PLECS simulation [130] that matched the
experimental response shown later in Fig. 8.3 and Fig. 8.4, with (frequency-independent) values of
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Parameter Value
Primary bridge...
... DC bus inductance (parasitic) LDC 200 nH
... DC bus capacitance CDC TBD
... bulk source capacitance Csrc 4.4 mF
AC link coupled inductor L 103 µH
R 0.4 Ω
Primary DC bus voltage 2Vp,DC 50 V
DC-DC bus voltage ratio d 0.8
Switching frequency fsw 20 kHz
Table 8.1: AC link, DC bus impedances and DAB operating conditions
RkDC=RDC=25 mΩ and R
k
ESR=RESR=30 mΩ. Note that RESR is reduced linearly inverse to CDC as
can typically be observed in practice [132].
The enhanced vertical lines in the Bode diagrams show the locations of the even integer harmonics
of the fundamental PSSW switching frequency (20 kHz), as have been analytically determined in the
previous chapter. Note that these DC side current harmonics are all even (e.g. 40 kHz, 80 kHz, 120 kHz
etc.) because the rectification action of each H-bridge causes a fundamental frequency shift from the
odd PSSW AC side current harmonics (e.g. 20 kHz, 60 kHz, 100 kHz, etc.). In principle, the effect of
any critical DC bus resonance that may occur can be suppressed by one of the two following approaches:
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(d) CDC = 0.5 µF, RESR = 60 mΩ
Figure 8.2: Bode plot of prim. bus transfer function for variable bridge capacitance (LDC = 200 nH)
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 Passive Damping: The bridge capacitor value CDC is selected as large as is required to suppress all
relevant DC bus harmonic frequencies. For example, for the reference bridge impedance parameters
and operating conditions shown in Table 8.1, CDC has to be at least 100 µF, as shown in Fig.
8.2(a). This may not only be difficult to physically achieve without creating a further parasitic
inductive connection, but also means that the 2nd harmonic DC bus current component will still
flow (almost) one-to-one to the terminating source supply (for CDC=100 µF). Alternatively, a
separate discrete DC bus filter inductor can be added to reduce the resonant cut-off frequency
of the parasitic LC resonant circuit, which can be useful to reduce the total filter volume if the
injected bridge DC harmonic magnitudes are low relative to the DC bus voltage (as happens in
higher voltage lower current applications). In any case, passive damping is a relatively ad hoc
approach that is difficult to design, and may not be effective in many applications.
 Active Harmonic Suppression (AHS): If CDC is set significantly less than 100 µF, the parasitic
DC bus resonance will inevitably be excited by one of the injected DC bus current harmonics. For
CDC =10 µF, the rather significant 6
th DC bus harmonic is likely to cause substantial DC bus os-
cillations, as indicated by Fig. 8.2(b). Unfortunately, since this harmonic multiple is a convolution
product of two low-order AC link current harmonic components which contribute significantly to
the zero order DC bus harmonic and thus the fundamental power transfer, it is difficult to suppress
using AHS. Reducing CDC further to 1 µF causes a resonance at the less significant 18
th harmonic
frequency as shown in Fig. 8.2(c), which is easier to suppress using AHS as will be presented
later. As the DC bus capacitance is reduced further, i.e. CDC=0.5 µF in Fig. 8.2(d), the parasitic
resonant frequency becomes higher and higher, and hence is less likely to be influenced by DC
bus harmonics injected from the DAB switching process. However, a certain minimum bridge
capacitance is always required to buffer energy for the bridge switching transitions, which limits
the minimum size DC bus capacitance that is feasible. For the AHS approach, the lower-order
DC bus current harmonics (below the parasitic resonance cut-off frequency) created by the PSSW
modulation process will be absorbed by the external source (e.g. a battery [133] [134]).
8.2 Simulation and Experimental Verification of DC Bus Os-
cillations
To illustrate the potential DC resonance hazard for a DAB converter, the DC bus capacitors for both
the primary and secondary side bridge of the exemplar DAB with parameters as listed in Table 8.1, were
set to CDC=1 µF. The AC link coupling impedance network was simplified to an RL coupled inductor
component (i.e. single AC link current path and “unity transformer turns ratio”), whereby the matrix
elements of [Y ] for the two-port analysis follow (3.13)
Fig. 8.3(a) and (b) (OP1), and Fig. 8.4(a) and (b) (OP3), illustrate the DC bus oscillation that
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Figure 8.3: Standard 2-level PSSW @ 1.9 A (OP1: α = pi, δ = 0.81)
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Figure 8.4: Standard 2-level PSSW @ 1.6 A (OP3: α = pi, δ = 0.62)
occurs (both in simulation and in matching experimental conditions) for this converter under two exem-
plar operating conditions, where a significant 18th harmonic resonance current (dominant: fDC,res = 360
kHz) is measured in the DC bus current that flows back into the external source. The phase angle drift
of source current harmonic frequencies causes the ring to decay within a half primary switching cycle.
It is commented that this oscillation becomes more severe as the output current magnitude increases
in relation to the DC bus voltage. Note also that the results from simulation and experiment slighly
differ due to frequency dependencies, the actual IGBT voltage drop and some DC bus voltage oscillation
across the secondary bridge output voltage.
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Figure 8.5: Manipulation of DC bus harmonics using adaptive 3-level modulation (β = pi)
Fig. 8.3(c) and Fig. 8.4(c) show the theoretical value of the harmonic components of the injected
DC bus current ip,DC using (7.9), compared against a FFT (Fast Fourier Transform) of the measured
experimental waveforms as well as sketched source current harmonic magnitudes derived from Fig.
8.2(c). From (7.9), it can be seen that the magnitudes of each of the DC bus reflected harmonics vary as
the primary bridge duty cycle α changes. Hence the influence of any one harmonic can be minimised by
appropriately selecting the value for the primary bridge duty cycle α. However if the secondary bridge
is switched using 2-level PSSW (β = pi), both α and δ must then be simultaneously varied if a constant
power flow, i.e. zero order DC current harmonic in (7.11), is to be maintained as the influence of the
selected harmonic is minimised.
8.3 Elimination of Primary DC Bus Oscillation
Active Harmonic Suppression (AHS) will now be used to suppress the critical DC bus current oscillation
around the dominant 18th harmonic. Fig. 8.5(a) shows the magnitude of this 18th harmonic current
component I18p,DC as α and δ vary, while β is kept constant at pi, for average DC bus currents of 1.6 A
and 1.9 A feeding into the DAB (determined for N=30). Note that ZVS operation is maintained for all
operating conditions in accordance with the principles of Chapter 3, indicated as solid filled symbols.
From this figure, it can be seen that for α = 2.95 (radians) the 18th DC bus current harmonic component
is heavily suppressed. This suggests that if the DAB is always operated with this value for α as the
power magnitude varies between these two reference levels, the unacceptable 18th harmonic resonance
in the DC bus current should be significantly reduced.
As a practical aspect it is noted here that Polypropylene (PP) film capacitors are typically available
with a positive/negative tolerance of 5− 10% [132]. Similar deviations can be expected for the parasitic
DC bus inductance (of e.g. a battery cable). A relative component tolerance in either CDC (tolC) and/or
LDC (tolL) causes a relative change in resonance frequency (tolfres) of tolfres =
1√
(1+tolC)(1+tolL)
− 1.
For the worst-case condition, i.e. a maximum deviation of 10 % at the same negative (positive) polarity,
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Figure 8.6: PSSW modulation angles to minimise impact of 18th DC bus harmonic while maintaining
ZVS (exemplar MATLAB script shown in Appendix D)
tolfres becomes +9% (-11%). Hence, for this application example, the primary DC bus resonance peak
would be located anywhere between the 16th and the 20th harmonic. Fig. 8.5(b) then shows how the
magnitude of the neighboring DC bus harmonics (16th, 20th) varies as α and δ vary. It can be observed
that while their minimums are located slighly apart from OP2, their magnitudes are however still largely
suppressed for this operating condition. Hence the AHS technique retains its suppressing capability to
a large extent despite practical component tolerance variations (or low Q filter resonant circuits).
Fig. 8.6 then shows the PSSW modulation angles to minimise the magnitude of this particular
harmonic for the entire power range of the exemplar converter. Note that for small load angles, i.e.
partial load conditions, α needs to be reduced to maintain ZVS soft switching operation of all DAB
phase legs at the given DC-DC bus voltage ratio d of 0.8 (as a result of the analysis in Chapter 3).
8.3.1 Large Load Angle
The experimental single phase DAB system is now used to verify this concept and to show how the har-
monic components that excite the characteristic DC bus resonant frequency can be actively suppressed
using adaptive 3-level modulation while still maintaining constant power transfer. Fig. 8.7(a) and Fig.
8.7(b) (OP2), and Fig. 8.8(a) and Fig. 8.8(b) (OP4), provide simulation and experimental confirmation
of this result. The elimination of the 18th component is also shown in the harmonic spectrum of Fig.
8.7(c) and Fig. 8.8(c) respectively. As anticipated by Fig. 8.5(b), the waveforms consequently show a
significant suppression of the 18th and any surrounding harmonic current components (“notch filter”)
in the external supply current if the PSSW mitigation process is centered about the estimated parasitic
DC bus resonance frequency.
8.3.2 Small Load Angle
Fig. 8.9 shows matching results for a reduced load angle, i.e. low load condition, confirming the
generality of the AHS resonant damping concept using interactive adjustment of α and δ. Note that in
this case, α is reduced from 2.95 (radians) to maintain ZVS operation of the secondary bridge with a
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Figure 8.7: Adaptive PSSW @ 1.9 A (OP2: α = 2.95, δ = 0.82)
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Figure 8.8: Adaptive PSSW @ 1.6 A (OP4: α = 2.95, δ = 0.64)
DC bus voltage ratio of d = 0.8.
8.4 Elimination of Primary and Secondary DC Bus Oscillation
Fig. 8.10 shows the selective AHS of the 18th harmonic in the primary DC bus for an average input
current of 1.3 A. However, the ring in the experimental secondary bridge output voltage waveform vs
indicates that the physical arrangement of the secondary DC bus causes another DC bus resonance
at the 10th harmonic (dominant: fDC,res = 200 kHz). The secondary (physically longer rail) DC
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Figure 8.9: Adaptive PSSW @ 0.4 A (α = 2.30, δ = 0.17)
bus inductance was therefore determined to be 650 nH for the same bridge capacitor value of 1 µF
(RkDC=100 mΩ, R
k
ESR=30 mΩ). The Bode plot of the corresponding LC transfer function in Fig. 8.11
in combination with the spectrum of injected DC bus current harmonics in Fig. 8.10(c) confirm this
observation.
Using the selective harmonic suppression strategy for the primary and the secondary DAB converter
bridge, this secondary side DC bus resonance can be suppressed simultaneously by varying the secondary
side bridge duty cycle β. Fig. 8.12 shows a smoothed secondary bridge voltage waveform, which
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Figure 8.10: Adaptive PSSW @ 1.3 A (α = 2.95, β = pi, δ = 0.48)
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Figure 8.11: Bode plot of secondary DC bus transfer function
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Figure 8.12: Adaptive PSSW @1.3 A (α = 2.95 rad, β = 2.60 rad, δ = 0.52 rad)
confirms the capability to also mitigate the secondary side DC bus harmonic currents (here: β = 2.60).
Note however that the simultaneuous suppression of particular harmonic currents in both DC buses
can significantly constrain the power transfer capability and ZVS operation of the DAB. Hence hard
switching may be unavoidable for certain DC-DC bus voltage ratios and load conditions (as can be
observed in Fig. 8.12(a) where the devices in phase leg HB4 experience hard turn-ON events). For this
particular application example, it may thus be more attractive to passively suppress the secondary DC
bus oscillation by e.g. using a larger bus capacitor (50 - 100 µF). These influences generally add more
significant constraints if lower order parasitic resonance frequencies are being suppressed by adaptive
3-level modulation. In this context it is also mentioned that for DAB converters with a significant
voltage boost ratio and winding turns ratio (in case of an actual high-frequency AC link transformer),
the AHS is preferrably applied at the lower voltage DC bus/converter bridge if the voltage drop across
the DC bus RDC/LDC impedance - particularly at twice the fundamental frequency - is moderately low.
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It should be recognised that the AHS approach reduces the control degrees of freedom provided by
the 3-level DAB modulation concept which could otherwise be used to maximise the conversion efficiency
at every operating point. In Chapter 6, the primary objective is to set the modulation parameters to
reduce the AC link RMS circulating currents, i.e. achieve an overall reduction of the (reactive power)
harmonic distortion in the DC bus current, and maintain ZVS as the operating conditions vary. In
contrast, the control strategy presented in this chapter aims to suppress a particular resonant frequency
in the DC bus currents for all operating conditions.
Another important loss aspect about AHS however is its potential to avoid additional heat dissipation
in the DC bus components (e.g. capacitors) that would otherwise result from an un-damped DC bus
current oscillation. Ref. [132] shows typical impedance and ESR measurements for a wide range of
metallized film PP capacitors across frequencies from kHz to MHz. For example, for the considered
prototype converter and the operating conditions shown in Figs. 8.3 and 8.4, the excited DC bus
resonance more than doubles the total filter network losses, compared to using AHS with the resulting
reduced DC bus current oscillation as shown in Figs. 8.7 and 8.8.
8.5 Summary
After identifying the harmonic problems that can be caused by the DAB modulation process and
resonant DC bus impedances, this chapter has shown how adaptive 3-level modulation can be used
to actively shape the DC bus current and selectively suppress particular harmonic components that
cause critical frequency resonance DC bus oscillations across the entire operating range. This strategy
also allows to reduce the filter size of a DAB compared to a conventional passive damping design
approach.
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9 Experimental System and Simulation Environment
This thesis has introduced a new harmonic analysis strategy for DAB converters. All conclusions and
concept creations have been carefully verified in both simulation and experimental work to support the
analytical investigations. This chapter now describes the simulation environment and the experimental
laboratory prototypes used to support and validate this work. It is commented here (again) that the
specification details of the customised DAB prototype in Chapter 6 have not been disclosed in this
thesis due to IP ownership of the industry partner (only few descriptive words are mentioned within the
context of the efficiency evaluation). Instead, an existing DAB prototype was provided by the RMIT
laboratory which has been modified in the course of this thesis to illustrate and validate the theoretical
principles.
9.1 Experimental System
Fig. 9.1 describes the laboratory setup used for both single and the three-phase DAB. The experimental
DAB power converter is the core element and device under test. It comprises the basic DAB hardware
(i.e. IGBT bridge connections, filter capacitors, etc.) and has sufficient capacity to operate the selected
DAB systems at power levels below 1 kW for a DC bus voltage range between 20 V and 250 V at either
DC bus terminals.
While this basic device setup has been consistently used in the course of this work, the AC coupling
impedances connected to the IGBT phase leg AC outputs were varied as necessary for best possible
Load 
Bank
Load 
Bank
Experimental DAB Power Supply Power Supply
 Power Stage
Control Board
Measurements
Computer 
Station RS485 2 USB 
Figure 9.1: Laboratory setup
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illustration of individual effects. The DC buses of the experimental DAB power converter were energised
by standard DC power supplies to provide a stiff DC source voltage for stable operation, with paralleled
(resistive) load banks to allow energy to be absorbed at the receiving bridge. Measurement devices
are connected to the power devices of interest to record the current and voltage data on a 4-channel
oscilloscope. A computer station allows to communicate to the control board via an RS485 Modbus
protocol.
9.1.1 Power Stage
Single Phase DAB
Fig. 9.2 provides a side and a top view of the experimental single phase power stage including its control
board. The DAB rig employs two H-bridge converters that each connect to one termination port of the
AC link impedance network. Each H bridge is constructed using two BSM75GBN60 IGBT modules
(discrete package: IKW75N60T). All four IGBT modules are mounted on top of the same aluminum
heatsink. The two modules of one H bridge are hard connected through a positive and negative DC
bus copper bar, which also accomodates the bus bar bolted DC bus capacitors. Fig. 9.3 shows how
these fast polypropylen (PP) film capacitors are integrated right across the switch modules, necessary
to support the DC bus voltage at the location of the IGBT modules and to reduce the commutation
loop and stray inductance of a switching event for all phase legs (HB1 - HB4). Both power and signal
circuits have been designed to comfortably operate the DAB at 20 kHz.
The power circuit includes an external relay contactor for over-current protection at the primary
DC output port. Large electrolytic capacitors on either DC bus are hard wired to the respective DC
bus bars. Table 9.1 lists the major power circuit devices.
Component Model Remark
Phase leg modules 2 x Infineon BSM75GBN60 IGBT-based
Estimated parasitic commutation
inductance Lpar.: 15 nH - 25 nH
Gate driver IC HCPL-316J UGE,off = -5.0 V, RG,off = 4.7 Ω
UGE,on = 17.0 V, RG,on = 10.0 Ω
DC bus capacitors 4 x Vishay MKP1848C61010 10 µF, 1000 VDC Polypropylene
(in Chapter 6: paralleled 100 µF cap.
Kemet 463R4100 1 µF, 630 VDC Polypropylene
(exclusively used in Chapter 8)
DC bulk source capacitors 2 x Kendeil KO1450222 2.2 mF, 450 VDC Electrolyte
(primary: parallel-connected)
(secondary: series-connected)
DC power supplies MagnaPower (current-limited) High voltage: 250V/11.6 A,
High current: 40V/50A
Table 9.1: Power stage (per bridge)
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(a) Side View
(b) Top View
Figure 9.2: Experimental single phase DAB converter rig
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Figure 9.3: Converter H-bridges
Three-Phase DAB
The three-phase converter rig is shown in Fig. 9.4. It employs three phase leg modules per converter
bridge. Two separate control boards have been synchronized in a master-slave configuration to create a
six-step modulation pattern from each bridge output, and avoid a drift in the gate signals of one bridge
with respect to the other. Power and signal circuits have been designed to comfortably operate the rig
at 5 kHz.
Figure 9.4: Experimental three-phase DAB converter rig
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9.1.2 Magnetics
The presented work has explored various kinds of custom-made coupled inductors and transformers to
verify the analytical results. This section lists their design specifications.
Design A: Single Phase Coupled Inductor
Fig. 9.5 shows the single phase inductor used as coupling impedance in Chapter 3 (CM: common-mode)
and Chapter 5 (DM: differential-mode). For common-mode excitation, the main core flux is induced by
both coils in the same direction, whereas for differential-mode excitation, the core flux is canceled and
only the flux in the air (i.e. the total equivalent transformer leakage inductance) remains. The design
specifications are listed in Table 9.2. The impedances were measured across a wide frequency range
from 20 kHz to 100 kHz using an impedance analyser. The negative change in the leakage inductance is
very minor (≤ 5%). The coupled inductor has been designed in a way such that the impact of the AC
resistance (and its higher-order harmonic resistance parameters) is rather negligible in both CM and
DM configuration for a fundamental operating frequency of 20 kHz.
Geometry Core 1x U-core (TDK B67345B0010X087)
1x I-core (TDK B67345B0011X087)
Material: N87 ferrite
Gap: 1.7 mm
Coil Two identical bobbins
Turns ratio: 1:1
Each winding: 4 layers x 5 turns
Litz wire: 19x 0.7mm strands
(3 wires in parallel)
Impedances LCM 530 µH
LDM 103 µH
RCM ≈ RDM 0.4 Ω
Table 9.2: Design A: Specifications (fundamental frequency: 20 kHz)
Figure 9.5: Magnetic design A
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Design B: Variable-Type Single Phase Transformer
Design A was modified to create a high-frequency transformer with a finite magnetising inductance to
analyse its impact on the ZVS region. The geometry of the primary and secondary coil are not designed
identically to achieve a varying flux relationship for a unity transformer turns ratio. In addition, the
airgap dimension can be altered between two values and the position of the primary coil is flexible
(around the core edge or around the core gap). This results in four different impedance combinations
(T1-T4) as sketched in Fig. 9.6. Table 3.1 shows the measured inductance parameters for T1-T4. Table
9.3 summarises the core and coil geometry. Note that the transformer is designed such that the AC
resistance is negligible with respect to the series inductance.
Geometry Core 2x U-core (TDK B67345B0010X087)
Material: N87 ferrite
Coil Two bobbins
Turns ratio 1:1
Prim.: 2 layers x 8 turns
Sec.: 1 layers x 16 turns
Litz wire: 19x 0.7mm strands
(1 wire in parallel)
Table 9.3: Design B: Specifications (fundamental frequency: 20 kHz)
(a) T1 (core airgap:0.18 mm) (b) T2 (core airgap:0.18 mm)
(c) T3 (core airgap:0.9 mm) (d) T4 (core airgap:0.9 mm)
Figure 9.6: Magnetic design B (left: primary, right: secondary)
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Design C: “Three-phase” Transformer
In order to validate the three-phase DAB analysis in Chapter 4, three identical single phase coupled
inductors were wound, as shown in Fig 9.7, and connected as a three-phase transformer equivalent with
floating star point connection. For this transformer design, the leakage inductance was measured to
slightly reduce (≈ 15%) from 5 kHz to 55 kHz, while the AC resistance is significant but essentially
constant in the considered frequency range. For the unbalanced three-phase impedance, the turns
count of the phase 2 transformer coils were reduced to approximate the practicality of an asymmetric
three-phase transformer design geometry. The design specifications are listed in Table 9.4.
Geometry Core 2x C-core (BFi OptiLAS AMCCC-63)
Material: Iron-based amorphous alloy
(Bsat = 1.56 T)
Gap < 0.6 mm
Coil (balanced) Two identical bobbins
Turns ratio 1:1
Each winding: 2.8 layers x 13 turns
Litz wire: 19x 0.7mm strands
(2 wires in parallel)
Coil (unbalanced) Two identical bobbins
Turns ratio 1:1
Each winding: 2.0 layers x 13 turns
Litz wire: 19x 0.7mm strands
(2 wires in parallel)
Phase impedances LDM = Lσ,tot 250 µH
(balanced) LCM ≈ 4Lm 7.7 mH
R 1.2 Ω
Phase 2 impedance LDM(mod.) = Lσ,tot(mod.) 125 µH
(unbalanced) RDM(mod.) 0.8 Ω
Table 9.4: Design C: Specifications (fundamental frequency: 5 kHz)
Figure 9.7: Magnetic design C
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9.1.3 DSP board
The power stage IGBTs were turned ON and OFF using isolated gate drivers whose input signals were
fed by a control board provided by Creative Power Technologies [135]. The control board comprises a
Switched Mode Power Supply (SMPS) and a separate DSP board as shown in Fig. 9.9: it employs a
TMS320F2810 Digital Signal Processor (DSP) manufactured by Texas Instruments and is hard wired to
a USB adapter board which provides the external read and write functionality to adjust the Phase Shifted
(a) Reference phase leg (e.g. HB1)
(b) Positive phase shift (any other phase leg)
(c) Negative phase shift (any other phase leg)
Figure 9.8: Exemplar micro-controller implementation of PSSW modulation through common carrier
CHAPTER 9. EXPERIMENTAL SYSTEM AND SIMULATION ENVIRONMENT 127
Figure 9.9: DSP board for TMS320F2810 [135]
Square Wave (PSSW) modulation angles required for open-loop operation of the DAB as illustrated in
Figs. 9.1 and 9.2.
The DSP calculates the individual bridge phase leg transition time by comparison of a common
triangular carrier wave with each phase leg’s square wave reference. This process is illustrated in Fig.
9.8(a). In Fig. 9.8(b) a positive phase shift is applied between the reference phase leg’s complementary
gate signals and any other phase leg’s complementary gate signals, by modifying the magnitude of the
reference square wave (magnitude equals zero for HB1) which is then compared to a common triangular
carrier waveform as is well known from Pulse Width Modulation (PWM) theory. To create a negative
phase shift, this square wave is inverted as illustrated in Fig. 9.8(c). The carrier-reference comparsion
creates the gate signal pulse patterns shown at the bottom of each subfigure. A variable magnitude of
the reference square wave produces variable (positive or negative) phase shifts up to 90◦. For larger
phase shifts (e.g. for HB2), the gate signal output of that respective phase leg can be reversed to achieve
a 180◦ bias offset phase shift. The gate drivers convert these pulse patterns into physical gate voltage
transitions at the switch device input, by injecting/drawing charge into/from the IGBT gates. The
turn-ON instant of the incoming switch must always be delayed with respect to the turn-OFF of the
opposite switch pair element of the same phase leg. This dead-time interval is kept constant during
converter operation.
9.1.4 Measurement Equipment
The major measurement devices for this work are listed in Table 9.5.
Device Model
Oscilloscope Agilent Technologies MSO7014A 100 MHz
High Voltage Differential Probe Tektronix P5200
AC/DC Current Probe Tektronix TCPA300
Impedance analyser WayneKerr 6500B
Power analyser ZIMMER LMG 500
Table 9.5: Measurement equipment
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9.2 Simulation Environment
A separate simulation environment has been established. PLECS 3.4.6 Toolbox [130] for MATLAB
Simulink was used to model the investigated DAB converter systems prior to the experimental work.
Fig. 9.10 shows the high level Simulink schematics for a single phase DAB (and similar for a three-phase
DAB). They mainly comprise a modulator block (programmed in Simulink) and a PLECS circuit. The
modulator block is fed by the three modulation angles α, β and δ in accordance to their definition in
this thesis. The DC-DC voltage ratio is forwarded to the PLECS circuit, while the primary DC bus
voltages, the AC link and DC bus impedances as well as the carrier switching frequency and dead-time
period are initialised in MATLAB. The PLECS schematics are aligned with the circuits shown in Figs.
3.1, 4.1 and 7.1 depending on the scope of interest (RL coupled inductor, single phase or three-phase HF
transformer, (non-)stiff DC bus, etc.). After each simulation run, the most characteristic AC link and
DC bus voltage and current waveforms are exported to MATLAB for the plotting analysis. It is also
commented here that the simulation environment provides exactly matching results for the harmonic
analysis with the full-order numerical summation calculations (neglecting frequency dependencies that
can only be readily accommodated by the harmonic analysis). Other second-order effects (e.g. IGBT
device voltage drop) and large signal impedance variations (e.g. variation of the ferrite core permeability
with excitation and temperature) however may cause the simulation and analytical results to slightly
differ from the experimental observations.
The selected experimental system and the simulation environment have been presented throughout
the thesis to confirm the analytical developments and the proposed impedance design or modulation
concepts.
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Figure 9.10: MATLAB Simulink block schematics for single phase DAB
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Figure 9.11: PLECS circuit
10 Conclusion and Future Work
10.1 Conclusion
Precisely identifying the ZVS boundary conditions of a Dual Active Bridge (DAB) DC-DC converter
for any design and operating context is key to minimising the switching energies that need to be
dissipated at reasonable effort. Simultaneously however, this change will cause the practicalities of
the AC link coupling network (in particular the transformer) and the non-ideal switching process to
become more relevant in the entire design process. These effects have to be readily included into the
analysis to accurately determine the available ZVS operating range. However, a DAB is conventionally
designed using time domain analysis which presumes an idealized single parameter AC link inductance
to characterise the modulation and power device waveforms and thus evaluate the ZVS condition of
a DAB. Such an analysis technique only approximates the more complex model of a practical DAB
high-frequency AC link, and as consequence it does also not allow the designer to account for more
complex network impedance structures.
This thesis presents a new harmonic analysis technique to better manage advanced design and
operational concepts for a DAB. It verifies the wide applicability of this approach, and utilises the
developed solution strategy to precisely describe the interaction between the PSSW modulation and
the AC link or DC bus impedances of a DAB. Chapters 3 and 4 present a new theoretical approach
using harmonic analysis to analytically determine the ZVS boundary conditions of both single and three-
phase DAB converters across the entire range of operating conditions. These are then used to accurately
determine the ZVS boundaries for any particular DAB design and operating context, by identifying the
precise relationship between the modulation angles and the bridge DC bus voltage levels. This analysis
technique allows more complex bridge coupling networks, and non-ideal switching effects and advanced
modulation strategies to be readily included. Numerical integration was used to illustrate how these
effects influence the ZVS boundary conditions.
Chapters 5 and 6 exploit the potential of these universal ZVS boundary conditions to extend the
commonly used (inherent and/or external) single series impedance model to a more complex AC coupling
network with multiple impedance parameters. This investigation shows how a deliberately reduced
transformer coupling expands the ZVS region at constrained operating points to achieve continuous
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ZVS operation. This chapter then continues to illustrate that an adaptive 3-level modulation concept
can be used to maintain the quantified transformer coupling co-efficient as high as possible, while
increasing the additional RMS circulating currents only as much as is required to benefit from the
additional magnetising current and maintaining highest possible conversion efficiency. The proposed
design and operation strategy has been applied to an experimental DAB test system to confirm the
validity of the approach, and then implemented on a customised DAB prototype for overall efficiency
evaluation (96.5% - 98.5%) in the entire operating range.
Chapters 7 and 8 extend the frequency domain analysis to also accomodate the DC bus currents.
After identifying the practical issues in the DC bus filter design that can lead to harmonic problems, these
chapters analytically derive the magnitude and frequency of the DC bus harmonic current components
for any DC-DC bus voltage ratio and power transfer conditions. This analysis is then used to identify
how adaptive 3-level modulation can be included into the filter design process, to actively shape the DC
bus current and thus selectively suppress particular harmonic components that cause critical frequency
resonance DC bus oscillations. This allows the filter capacitor size to be set to the minimum value
required to support the bridge switching transitions.
10.2 Future Work
This section lists future work topics related to Dual Active Bridge DC-DC converters. Generally, it can
be expected that the need for advanced impedance modeling will further increase with the operating
frequencies. The presented frequency domain analysis technique establishes a powerful framework to
accomodate such detailed impedance models, including parasitic coupling impedances in the AC link or
DC bus connection. Some ideas for further work in this research area are mentioned in the following:
10.2.1 Precise Modeling of Parasitic AC Coupling Impedances
This thesis has analysed monotonic AC link impedances. However, as switching frequencies increase,
other transformer design technologies such as planar PCB-integrated windings become more attractive.
To precisely analyse the implications of such a winding technique for a DAB, it becomes more and
more relevant to include the impact of the parasitic transformer capacitance and bridge-to-transformer
connecting impedances to evaluate their impact on the DAB performance. For planar transformers in
Figure 10.1: Intra-winding capacitance of HF transformer
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particular, the winding layers are located in close proximity and can hence cause the intra-winding and
inter-winding capacitance to increase substantially.
A significant intra-winding capacitance is expected to suppress those integer harmonic frequencies
that are located beyond to the transformer resonance frequencies. If these harmonic orders are small
integer harmonics of the fundamental switching frequency, the capacitance has a significant effect on the
power transfer and ZVS range capability. Also, the effective switched phase leg capacitance can become
significantly greater than the total switch device output capacitance, which increases the amount of
circulating current required at the switching transition to achieve complete ZVS. Fig. 10.1 shows the
equivalent circuit diagram of a transformer including the parasitic intra-winding capacitances.
It is commented here that the presented work has applied frequency domain analysis to the dif-
ferential mode operation of a DAB converter. However, for a high voltage DC bus with substantial
capacitive coupling to ground and high-frequency operation, the generation of common-mode voltage
harmonics (particularly emphasized by 3-level adaptive modulation) can cause additional circulating
currents through the transformer inter-winding capacitance. This can significantly affect the DAB
performance unless passive common-mode filters and/or circulating common-mode loops are included.
10.2.2 Multi-Port DAB Converters
Multi-port DAB concepts have already been proposed in literature [136] - [139] and offer an attractive
solution to manage the power flow between multiple (three or more) DC sources. However, the analysis
complexity for simultaneously transferring power between multiple DC ports significantly increases.
Fig. 10.3 shows such a multi-port (single phase) DAB circuit topology. The converter may only include
one single transformer core element with multiple coils connecting the transformer to the respective
converter bridges. This topology can be beneficial to transfer power between multiple DC bus voltage
levels and thus reduce the number of conversion stages that would conventionally be required. Frequency
domain analysis is inherently capable to include the increased design and modulation complexity of such
a topology. Note that two control degrees of freedom are added with every additional full bridge which
can be used in order to maintain maximum converter performance as operating conditions vary. For
the exemplar case of a three-port DAB network, the modulation analysis is extended to include three
full bridge duty cycles α, β, γ and two phase shift angles δ1 and δ2, while they are opposed to two
independent DC-DC bus ratios d1 and d2.
Alternatively, an additional DC bus switch element can be located between each converter bridge
and the main DC bus storage element (i.e. bus capacitor) to isolate the DC bus from the AC coupling
network. This way, if one DC output is not active as source or load, its cross-interaction with the
remaining circuit can be interrupted because the bridge diodes can no longer be forward biased at any
operation condition.
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Figure 10.2: Multi-port (single phase) DAB topology
10.2.3 Variants of DAB Circuit Topology
Circuit variations from the conventional DAB converter have been widely reported in literature [140]
[141], also impacting on the modulation strategy. For example, the reduction of one bridge circuit
from two to one phase leg using balancing DC bus capacitors (“voltage doubler”) [142] reduces the
count of available control angles by one, while a circuit extension to a T-type [143] or three-level NPC-
type [144] H-bridge adds control degrees of freedom into the modulation scheme. Such topology and
control modifications can be analysed following the same approach as presented in this thesis.
10.2.4 Advanced Design of DC Bus Filter
This work has precisely determined the DC bus harmonics for single and three-phase DAB converters.
These results and the outlined correlations between the DC bus frequency components and the bridge
modulation parameters now allow for advanced filter design strategies to be explored, recognising that
the filter volume can significantly contribute to the total size and cost of a DAB.
10.2.5 Closed Loop Control
In this thesis, the DAB modulation parameters have been calculated oﬄine for each operating condition
using harmonic summation development, and then fowarded to the gate driver ICs by the DSP. Such
a look-up table typically suffers from a low robustness against transient disturbances and component
(lifetime) tolerances. Hence, in practice, a feedback loop is required where the phase shift δ is selected as
closed loop control angle ∆angle and added to the feedforwarded (single phase) DAB angle parameters
(α, β, δ). The effective modification of δ in steady-state operation depends on impedance tolerance
deviations and other second-order effects such as a DC bus voltage ripple. These uncertainties needs
to be incorporated in the design process since it may otherwise cause e.g. undesired hard switching
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Figure 10.3: Cascaded DAB control loop [91]
conditions.
A cascaded PI control loop is shown in Fig. 10.4. An inner current feedback loop with a parallel
feedforward gain sets the DC bus current reference requested by the outer PI voltage controller output.
Similarly, for a three-phase DAB, the proposed asymmetric three-phase DAB modulator scheme to
compensate for unbalanced three-phase transformer impedances needs to be implemented in closed loop
configuration to automatically adjust the feedforwarded angle parameters to achieve sufficient control
dynamics.
Appendix A: Online AC Link Impedance Detection
using Practical Dead-Time Impact
In Chapter 3, the ZVS boundaries of a single phase DAB were precisely determined for any coupling
impedance, while taking into acount the non-ideal switching effects of device charge and dead-time. Fig.
3.13 shows that evaluating the phase leg current polarity at the end of dead-time would theoretically
extend the ZVS operation for d ≥ 1 and δ ≤ 0 (primary bridge), and for d ≤ 1 and δ ≥ 0 (secondary
bridge) by a small region. Within this region, the phase leg current through the anti-parallel diode of the
turned OFF switch moves towards zero magnitude. If the load current does not reach zero withinin the
dead-band, the opposing active switch element is hard turned ON. If the load current however reaches
zero within this interval, the load current will naturally commutate to the opposing diode to initiate
the phase leg voltage transition. This can be effectively referred to as Zero Current Switching (ZCS).
For both hard and ZCS transition, the commanded phase shift angle |δ|cmd will be smaller than the
physcially applied phase shift angle |δ|. This deviation reduces the closer the operating condition gets
to the actual ZVS boundary until it eventually reaches this limit, and |δ| equals |δ|cmd. Fig. A.1 shows
this process as the commanded phase shift value |δ|cmd increases within the indicated dead band, while
the effective phase shift |δ| and thus the actual operating condition (i.e. transformer current) remains
the same. This stagnation only relases after the dead band has been passed (“phase jump”), i.e. the
phase leg current has the right polarity for ZVS at the initial turn OFF instant.
This stagnation effect and the definition of the ZVS boundaries can now be used to precisely char-
0
Figure A.1: Phase shift stagnation during dead band and subsequent phase jump (d = dZVS = const.)
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acterise the AC coupling impedance of a DAB. As an application example, the oﬄine measurements of
the HF transformer impedances (T1-T4 in Table 3.1.) can be verified during actual converter operation.
The dead-time angles of the primary and secondary converter bridge are set to 2.3 µs (i.e. ρDTp = 0.29
rad for a 20 kHz switching frequency).
The ZVS boundary condition of the primary and secondary bridge is detected as the commanded
phase shift angle δ increases from zero to move the DAB from the hard switching region (diode-to-
switch commutation) via the boundary condition (diode-to-diode commutation) into ZVS (switch-to-
diode commutation). The “phase jump” occurs when the phase leg current passes zero right after
device turn-OFF at the ZVS boundary condition (i.e. a certain couple of phase shift δZVS and DC-DC
bus voltage ratio dZVS). Following this principle, multiple ZVS boundary conditions can be detected
for a wide variation of the DC-DC bus voltage ratio and phase shift angles. Fig. A.2 shows a good
match between the experimentally detected boundary points and the ZVS boundary curves using the
impedance measurements in Table 3.1. A separate FEA calculation of these impedances has also been
carried out to further confirm this approach. As the boundary conditions are always detected just after
entering ZVS they occur for slighly higher values of |δ| than expected by the theoretical ZVS boundary
curve. Figs. A.3 and A.4 show the experimental waveforms (T1-T4) for the marked operating points in
Fig. A.2 (δ =+− 0.4 rad). It is commented that there is a slight negative DC bias current offset in the
measurement of ip and a positive DC offset in -is.
Such an online impedance detection can be conducted during the ramp-up of a DAB. This allows a
very precise determination of the AC coupling network, required for optimal and safe operation, since it
evaluates these embedded impedances inside their final converter environment. This detection method
can run at very low power transfer levels, which ensures that no harm is caused to the converter as the
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Figure A.2: Comparison of online ZVS impedance detection with oﬄine impedance measurements
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Figure A.3: Experimental waveforms (δ = 0.4 rad, 2Vp,DC = 100V) at secondary bridge ZVS limits
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Figure A.4: Experimental waveforms (δ = - 0.4 rad, 2Vp,DC = 50V) at primary bridge ZVS limits
parameters of the coupling impedance are still unknown to the controller.
This method can also be applied to inductive power transfer (IPT) systems to accurately deter-
mine the coupling-coefficient prior to nominal operation. In this case, the DAB could be operated at
higher (than nominal) switching frequencies to avoid harmful AC link current magnitudes at resonance
frequency.
Appendix B: 3-Level Cusp Modulation Angles for Loss-
less DAB AC Coupling Impedance
The 3-level modulation angles (αcusp for d < 1 and βcusp for d > 1) required to maintain continuous
ZVS operation at a particular DC-DC bus voltage ratio d and power transfer as solution to (5.14) and
(5.18) become
αcusp =
4(χ− 1)ρDTp − 2(χ− 1)(A6 − dminpi[1− 2χ])−A2 + dmin2piχA3 +A5A3
4(χ− 1)︸ ︷︷ ︸
A1
+
√√√√√√√√√√√
(A1)2 +

−4(χ− 1)ρDTp (A6 − dminpi[1− 2χ])−A2(A6 − dminpi[1− 2χ])
−4dminpiχA3ρDTp − 2A3A5ρDTp
−A4(A5 + 2pidminχ)− pidmin(2pidminχ+A5)

2(χ− 1)
A1(as defined above) A2 =
∆ipwswL
Vp,DC
[2χ(1− χ)] A3 = [1− 2(1− χ)]
A4 =
∆ipwswL
Vp,DC
[1− 2χ(1− χ)] A5 = ∆iswswL
Vp,DC
[2χ(1− χ)] A6 = ∆iswswL
Vp,DC
[1− 2χ(1− χ)]
(B.1)
βcusp =
2χ(B3 −B4) +B5 + (1− 2χ)(B1 +B2)
4dmaxχ
+
√(
2χ(B3 −B4) +B5 + (1− 2χ)(B1 +B2)
4dmaxχ
)2
− B5(B3 −B4) + (B1 +B2)(pi +B6)
d2max2χ
B1 = 2pi(χ− 1)(1−
2ρDTp
pi
) B2 =
∆ipwswL
Vp,DC
[2χ(1− χ)] B3 = [1− 2(1− χ)]pi(1−
2ρDTp
pi
)
B4 =
∆ipwswL
Vp,DC
[1− 2χ(1− χ)] B5 = ∆iswswL
Vp,DC
[2χ(1− χ)] B6 = ∆iswswL
Vp,DC
[1− 2χ(1− χ)]
(B.2)
Appendix C: N87 Ferrite Core Loss Estimation Using
IGSE
The Steinmetz Equation defines the per volume hysteresis core loss Pc (in kW/m3), as a function of the
particular harmonic frequency of excitation and peak flux density, as follows:
Pc = kcf
αcBβc (C.1)
where kc , αc and βc are the three material-specific Steinmetz parameters. Curve fitting between the
measured loss data and (C.1) can be used to define their values. The Steinmetz Equation does not
account for temperature variations. Thus, the N87 Steinmetz parameters are separately defined for
25◦C and 100◦C: αc(25◦C) = 1.55, βc(25◦C) = 2.95, kc(25◦C) = 0.8542 and αc(100◦C) = 1.29, βc(100◦C) =
2.37, kc(100◦C) = 10.8564. Pc is linearly interpolated between the two selected temperature points
to evaluate the core loss at the operated core temperature. Fig. C.1 shows the match between the
interpolated and the actually measured core power loss characteristic [128].
However, the AC link current waveforms in a DAB contain significant higher-order harmonic current
components. The Generalised Improved Generalised Equation (IGSE) can be reduced (with a deviation
of less than 0.15% if 0.5 ≤ αc ≤ 3 [62]) to give
Pc =
ki∆B
β−α
Tsw
∫ Tsw
0
∣∣∣dB
dt
∣∣∣αdt (C.2)
where Tsw =
2pi
wsw
is the fundamental switching period and ki is defined as
ki =
k
(2pi)α−1
∫ 2pi
0
| cos θ|α2β−αdθ
≈ k
2β+1piα−1(0.2761 + 1.7061α+1.354 )
(C.3)
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Figure C.1: Curve fitting for EPCOS N87 ferrite material
Appendix D: MATLAB Code Example - Minimisa-
tion of Particular DC Bus Harmonic
1 clc; clear;
2
3 %% Set operation point...
4 Vpdc = 0.5*50; % Input voltage
5 d = 0.8;
6
7 for p = 1:1:6 % vary active battery power
8
9 Pp = 5 + p*15;
10
11 % Reference DC battery current
12 Ipdc Ref = Pp/(2*Vpdc);
13
14 %% Practical Switching Impact
15
16 % Min. Circulating Current
17 Delta ip = 0;
18 Delta is = 0;
19
20 %% Switching Frequency
21
22 fs = 20e3;
23 ws = 2*pi*fs;
24
25 %% AC Link Impedances
26
27 trafomodel = 'RL';
28
29 if (trafomodel == 'RL')
30 % Coupled inductor
31 R = 400e−3;
32 L = 103e−6;
APPENDIX 143
33 else
34 % Transformer
35 ...
36 end
37
38 %% Initialize ...
39
40 % Resolution of angles
41 prec delta = 200;
42 prec alpha = 100;
43 prec beta = 1;
44
45 % Initialize dc current
46 Ipdc sum = zeros(prec delta,prec alpha,prec beta);
47
48 Nmax = 20; % maximum number of harmonics
49
50 %% Power Flow Direction ( for range of delta )
51
52 if (Pp>=0)
53 pwr sgn = 1;
54 else
55 pwr sgn =−1;
56 end
57
58 %% Step through all combinations of alpha, beta and delta
59
60
61 for r = 1:1:prec delta % vary delta
62
63 dc harmonic opt(r) = inf; % Set minimum dc bus harmonic current magnitude to ...
infinity for every iteration of delta
64 dc harmonic opt ZVS(r) = inf;
65 delta (r) = inf;
66 alpha opt(r) = inf;
67 beta opt(r) = inf;
68
69 delta = pwr sgn * r*pi/2/prec delta;
70
71
72 for l = 1:1:prec alpha % vary alpha
73
74 alpha = 2*pi/3+ l/prec alpha*pi/3;
75
76 for s = 1:1:prec beta % vary beta
77
144
78 beta = s/prec beta*pi; %pi
79
80 %%
81 c = zeros(1,18); % set each dc current harmonic summation ...
to zero
82
83
84 %% reset ZVS sums to zero...
85
86 % HB1
87 sum A HB1= 0; sum B HB1= 0;sum C HB1= 0;sum D HB1= 0;sum E HB1= 0;
88 % HB2
89 sum A HB2= 0; sum B HB2= 0;sum C HB2= 0;sum D HB2= 0;sum E HB2= 0;
90 % HB3
91 sum A HB3= 0; sum B HB3= 0;sum C HB3= 0;sum D HB3= 0;sum E HB3 = 0;
92 % HB4
93 sum A HB4= 0; sum B HB4= 0;sum C HB4= 0;sum D HB4= 0;sum E HB4 = 0;
94
95 %% Number of calculated harmonics...
96
97 for n = 1:1:Nmax % vary max. number of harmonics
98
99
100 %% Calculation of RMS in this OP
101
102 % Primary side converter harmonics
103 Vp base = 4*Vpdc/pi;
104 Vp complex = ...
Vp base/(2*n−1)*(exp(j*(2*n−1)*alpha/2)−exp(j*(2*n−1)*(−alpha/2)));
105
106
107 % Secondary side converter harmonics
108 Vs base = 4*d*Vpdc/pi;
109 Vs complex = ...
Vs base/(2*n−1)*(exp(j*(2*n−1)*(beta/2−delta))−exp(j*(2*n−1)*(−beta/2−delta)));
110
111
112 %% Primary Current: Impedance Matrix Element
113
114 if (trafomodel == 'RL')
115
116 %RL coupled inductor
117 yp p = 1/(R + j*(2*n−1)*ws*L);
118 yp s = −1/(R + j*(2*n−1)*ws*L);
119
120 else
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121 %Actual transformer
122 yp s = −j*(2*n−1)*ws*Lm/(−((Lp+Ls)*Lm+ Lp*Ls)*((2*n−1)*ws)ˆ2 + ...
(Lp*Rs + Ls*Rp + Lm*(Rp+Rs))*j*(2*n−1)*ws + Rp*Rs);
123 yp p = −yp s*((Lm+Ls)*j*(2*n−1)*ws + Rs)/(Lm*j*(2*n−1)*ws);
124
125 end
126
127 Ip complex = yp p * Vp complex + yp s * Vs complex;
128 Ip = abs(Ip complex);
129 thetap = angle(Ip complex);
130
131 %% Secondary Current: Impedance Matrix Element
132
133 if (trafomodel == 'RL')
134 %RL
135 ys p = −1/(R + j*(2*n−1)*ws*L);
136 ys s = 1/(R + j*(2*n−1)*ws*L);
137
138 else
139 %LLL
140 ys p = −j*(2*n−1)*ws*Lm/(−((Lp+Ls)*Lm+ Lp*Ls)*((2*n−1)*ws)ˆ2 + ...
(Lp*Rs + Ls*Rp + Lm*(Rp+Rs))*j*(2*n−1)*ws + Rp*Rs);
141 ys s = −ys p*((Lm+Lp)*j*(2*n−1)*ws + Rp)/(Lm*j*(2*n−1)*ws);
142
143 end
144
145 Is complex = ys p * Vp complex + ys s * Vs complex;
146
147
148 %% Calculate average dc bus current and magnitude of dc bus current harmonic
149
150 Ipdc(n+1) = 2/pi/(2*n−1)*sin((2*n−1)*alpha/2)*sin(thetap)*Ip;
151 Ipdc sum(r,l,s) = Ipdc(n+1) + Ipdc sum(r,l,s);
152
153
154 for k = 2:2:18
155
156 % Real Part of rectifying function
157 re h = ...
2/(pi*(kˆ2−(2*n−1)ˆ2))*((k+(2*n−1))*sin(thetap)*sin(alpha/2*(k−(2*n−1)))+ ...
...
158 (k−(2*n−1))*sin(thetap)*sin(alpha/2*(k+(2*n−1))));
159
160 % Imaginary Part of rectifying function
161 imag h = ...
2/(pi*(kˆ2−(2*n−1)ˆ2))*((k+(2*n−1))*cos(thetap)*sin(alpha/2*(k−(2*n−1)))− ...
146
...
162 (k−(2*n−1))*cos(thetap)*sin(alpha/2*(k+(2*n−1))));
163
164 % Gain and Phase of rectifiying function
165 abs h = sqrt(re hˆ2 + imag hˆ2);
166 phi h = angle(re h + j*imag h);
167
168 % dc link harmonic
169 c add(k) = Ip*abs h*exp(j*phi h); % to each odd ...
ac link harmonic m there are even dc link harmonics 0..2..4...
170
171 c(k) = c(k) + c add(k); ...
% each dc link harmonic is summed up
172 end
173
174 %% ZVS Detection in this OP (...) % calculate ZVS summation terms for each ...
phase leg
175
176 end
177
178 % ZVS
179 du1(r,l,s) = (sum A HB1 + sum B HB1 + sum C HB1 − ...
pi*Delta ip/(4*Vpdc))/(2*(sum D HB1 + sum E HB1));
180 du2(r,l,s) = (sum A HB2 + sum B HB2 + sum C HB2 + ...
pi*Delta ip/(4*Vpdc))/(2*(sum D HB2 + sum E HB2));
181
182 dl3(r,l,s) = (2*(sum A HB3 + sum B HB3) + ...
pi*Delta is/(4*Vpdc))/(sum C HB3 + sum D HB3 + sum E HB3);
183 dl4(r,l,s) = (2*(sum A HB4 + sum B HB4) + ...
pi*Delta is/(4*Vpdc))/(sum C HB4 + sum D HB4 + sum E HB4);
184
185 alpha tmp(r,l,s) = alpha;
186 beta tmp(r,l,s) = beta;
187
188
189 %% Checks
190
191 % check power requirement (i.e. average dc bus current) for given delta
192 if(abs((Ipdc sum(r,l,s)−Ipdc Ref)/Ipdc Ref) <= 1.5e−2)
193
194 % check magnitude of dc bus harmonic component of interest (here: ...
18th harmonic)
195 dc 18h(r,l,s) = abs(c(18));
196
197 if (dc 18h(r,l,s) < dc harmonic opt(r)) % overwrite angles only ...
if dc harmonic magnitude is reduced for this delta, ...
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otherwise next delta
198 dc harmonic opt(r) = dc 18h(r,l,s);
199 alpha opt(r) = alpha tmp(r,l,s);
200 beta opt(r) = beta tmp(r,l,s);
201 else
202 end
203
204 % check ZVS in all half bridges (if wanted)
205 if(d<du1(r,l,s) && d<du2(r,l,s)&& d>dl3(r,l,s) && d>dl4(r,l,s))
206
207 % 18th harmonic
208 dc 18h ZVS(r,l,s) = abs(c(18));
209
210 % choose harmonic of interest, e.g. dc bus parasitic resonance frequency
211 if (dc 18h ZVS(r,l,s) < dc harmonic opt ZVS(r)) % overwrite ...
angles only if dc harmonic improved is achieved for this ...
delta, otherwise next delta
212 dc harmonic opt ZVS(r) = dc 18h ZVS(r,l,s);
213 alpha opt ZVS(r) = alpha tmp(r,l,s);
214 beta opt ZVS(r) = beta tmp(r,l,s);
215 else
216 end
217
218 else
219 dc 18h ZVS(r,l,s) = NaN;
220 end
221
222 end
223 beta (s) = beta;
224
225 end
226
227 alpha (l) = alpha;
228 end
229
230 delta (r)= delta;
231 end
232
233
234 %% Evaluation (Best valid OP across whole range)
235
236 [min value,min index2] = min(dc harmonic opt ZVS); % min value is the ...
minimum RMS current and according delta
237
238 if(min value == inf)
239 dc harmonicOpt ZVS(p) = NaN;
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240
241 alphaOpt ZVS(p) = NaN;
242 betaOpt ZVS(p) = NaN;
243 deltaOpt ZVS(p) = NaN;
244
245 else
246 dc harmonicOpt ZVS(p) = min value;
247
248 alphaOpt ZVS(p) = alpha opt(min index2);
249 betaOpt ZVS(p) = beta opt(min index2);
250 deltaOpt ZVS(p) = delta (min index2);
251 end
252
253 Pp (p) = Pp;
254
255 end
256
257 %% 2D Plot across operating power range at given voltage ratio
258
259 plot(Pp (˜isnan(alphaOpt ZVS(:))),alphaOpt ZVS(˜isnan(alphaOpt ZVS(:))),'b+'); hold all;
260 plot(Pp (˜isnan(betaOpt ZVS(:))),betaOpt ZVS(˜isnan(betaOpt ZVS(:))), 'rs'); hold all;
261 plot(Pp (˜isnan(deltaOpt ZVS(:))),deltaOpt ZVS(˜isnan(deltaOpt ZVS(:))), 'go'); hold all;
262 %plot(Pp (˜isnan(dc harmonicOpt ZVS(:))),dc harmonicOpt ZVS(˜isnan(dc harmonicOpt ZVS(:))),'k'); ...
hold all;
263
264 xlabel('Power in W');
265 legend('alpha','beta','delta');
266 xlim([0 100]);
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